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Abstract
Flynn, John Edward. M.S. Egr., Department of Electrical Engineering, Wright State
University, 2008. GPS Coarse Acquisition Using the Monobit FFT Algorithm in a
Broadband Receiver.
The purpose of this research was to investigate the feasibility of using broadband
electronic warfare (EW) receivers for Global Position System (GPS) tracking. These are
pulse-oriented receivers, typically with input bandwidths of 1 Ghz or larger, and so by
definition do not have the same characteristics and processing of continuous wave (CW)
receivers like GPS devices, FM radios, etc. For example, the spectral output of the Fast
Fourier Transform (FFT) used in broadband signal processing updates on the frequency
of the FFT input sample size, versus a CW receiver which updates on a more continuous
basis.
The foundation of this potential broadband application of GPS hinges on the
ability to accurately detect the GPS Satellite Coarse Acquisition (C/A) Code, which is
phase modulated onto the GPS L1 carrier signal. This study uses the high speed Monobit
FFT approximation technique developed by Dr. A. Despain [1] and Dr. Jim Tsui as the
core signal processor, of which Dr. Tsui holds patents [2,3]. The cyclical C/A Code FFT
spectral bin components are processed and compared to a known good C/A code for a
given satellite to determine the accuracy of the correlation.
The novel EW GPS technique developed in this thesis indicates that GPS satellite
C/A codes can indeed be reasonably processed with broadband techniques, at least with
the Monobit FFT, and that this foundational work can be built upon in the future so that
broadband devices can ultimately be used for GPS applications. Synthesizable
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deliverables include a phase detector, a hardware signal condenser, and a correlation
module. A robust Hardware Description Language (HDL) Test Bench, several signal
generators, and various Matlab support tools were also developed.
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GPS Coarse Acquisition Using the Monobit FFT
Algorithm in a Broadband Receiver
I. Introduction
1.1 Research Goal and Motivation
The goal of this research is to investigate the use of broadband electronic warfare
(EW) receivers to acquire and subsequently process GPS signals. Simulations performed
in Matlab by Air Force Research Laboratory (AFRL) researchers Dr. Jim Tsui and Mr.
David Lin have shown some promise in the feasibility of EW GPS processing. Since this
thesis work was completed for broadband pulse-oriented receivers rather than continuous
wave (CW) receivers such as GPS or FM radio receivers, the processing of the signals is
very different and is subject to different limitations. The development of this capability
would have benefits in both EW as well as in non-defense commercial devices.
The fundamental hardware Monobit FFT VHDL code was provided by Dr. Marty
Emmert of Wright State University. The base Monobit FFT approximation used in the
hardware was originally developed by Dr. A. Despain [1] and then later applied to the
Monobit Receiver by Dr. Jim Tsui of AFRL, holder of the Monobit FFT patent [2,3].

1.2 Approach
This thesis work was primarily a system development project, as opposed to raw
theoretical research -- more typical of the initial stage of a new possible project being
considered by the development arm of a corporation. As such, our findings are based on
analysis of empirical data. To support the analysis, various free-form simulations were
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performed, and numerous quickly-written "disposable" (single-use) tools were written in
Matlab and C where appropriate, such as analysis of C/A code datasets, for example.
These were the means used to come up to speed on understanding the fundamentals of
the subset of GPS signals needed on the project. Matlab was used primarily for modeling,
plots, tool development, and creating data sets to exchange between the VHDL realm and
the Matlab / personal computer (PC) realm. Development of VHDL was primarily done
using a Cadence environment on Unix for VHDL system simulation, and Xilinx ISETM
design suite on a PC for VHDL Field Programmable Gate Array (FPGA) synthesis.
Algorithms normally were designed, tested, and simulated using the Cadence tools before
transitioning to Xilinx synthesis in order to move toward the ultimate targeting of an
actual FPGA device.

1.3 Document Organization
This thesis document is organized into five chapters. Chapter I provides an
introduction to the project. Chapter II gives some preliminary information about the
Matlab simulations performed by Dayton, Ohio area AFRL engineers that resulted in the
decision to look into this further via Dr. Emmert and his research capabilities. Chapter III
expounds the methodology, i.e. the main steps gone through in the investigation of the
problem, and development of software as accomplished during the thesis research.
Chapter IV discusses the results obtained. Chapter V briefly discusses the main
conclusion, and suggests some potential next steps for future researchers.
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1.4 Basics of GPS Coarse Acquisition
The GPS system is designed to try to provide precise location at most any point
on the planet, by triangulating signals from several (e.g. six) GPS satellites. GPS
receivers, through triangulation and other means, calculate positions on the earth using
the well-defined GPS almanac as a resource to identify which satellites to look for at any
given time at any given place on the earth surface. The satellite orbits are pre-defined and
well known as to which satellite will be where and when, making it possible to determine
the best potential candidate satellites to try to communicate with and process their
incoming signals with the GPS hardware.
For the purposes of this research, it was decided that the foundational signal to be
detected as accurately as possible is the GPS Coarse Acquisition (C/A) Code. This is a
1023-"chip" (bit) pseudo-random number (PRN) which uniquely identifies each of the
roughly 32 GPS satellites orbiting the earth at approximately 12,000 miles from the
earth's surface, two complete orbits each day. Each satellite has its own unique 1023-chip
"ID" which repeats every millisecond. These signals are designed to be as orthogonal as
possible to each other so that upon receipt, they can be distinguished from one another by
the signal processing algorithms. These PRN signals are binary phase shift key (BPSK)
modulated, which is essentially phase modulation, onto the GPS system L1 carrier signal,
1.57542 Ghz. (Reference [8] is a good concise source of these GPS details.)
The sample rate fs used in this particular work was 2.5 Ghz (chosen because it was
the sample rate used by the AFRL initial Matlab experiments). With this sample rate,
2,500,000 samples to represent a single millisecond (1 msec) satellite C/A code, as was
mentioned in the Introduction. Also, the Monobit FFT being used to do the signal
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processing (described later) is a 256-point input, 128 complex pair output element. Thus,
one full millisecond, measured in 256-point FFTs, mandates 9766 sets, or 9766 × 256 =
2,500,096 total input samples. Each new set of 256 input samples accumulates in 256 / fs
= 256 / 2.5 Ghz = 102.4 ns. This choice of fs, along with 1 msec of samples, yields
exactly 9766 × 102.4 ns = 1000038.4 ns = 1000.0384 µsec = 1.0000384 msec.
As a point of interest, the following block of data shows an actual numeric sample
representation of the C/A Code for GPS Satellite 7 when sampled at fs = 2.5 Ghz. This
particular 1023-chip PRN turns out to be 480 "pulses" when it is considered that a "pulse"
is a set of bits of the same value. (C/A Code bits are either +1 or -1). The pulse widths
add up to the aforementioned 2,500,096 samples, and 1.0000384 msec.
2444 4888 2444 2443 4888 4888 21994 2444 2443 4888 2444 4887 4888 2444 2443 4888 2444 9775 7331 4888
2444 2444 2443 7332 4887 7332 2444 4887 2444 2444 2443 4888 2444 2444 2443 4888 4888 2443 2444 7332
12219 4887 2444 2444 4887 2444 12219 7331 2444 2444 4888 2443 7332 4887 2444 4888 7331 4888 4887 7332
2443 2444 9775 2444 2444 4888 7331 4888 2443 7332 12219 12219 4887 2444 2444 4887 14663 9775 4888 4888
2443 2444 2444 4887 2444 2444 4888 2443 2444 2444 2444 7331 2444 2444 2444 7331 2444 12219 2444 4887
2444 2444 2443 7332 7331 2444 4888 4887 14663 4888 29325 17107 4887 7332 7331 2444 2444 2443 4888 2444
4887 2444 2444 2444 12219 7331 4888 4887 2444 4888 2443 2444 7332 7331 7331 4888 4887 21995 2443 2444
2444 12219 2444 2444 12218 4888 2444 2444 4887 2444 4888 12219 2443 4888 2444 12219 12219 9775 4887 7332
2444 7331 2444 9775 9775 7331 2444 2444 2444 2444 2443 2444 14663 4888 14662 9776 12218 4888 2444 4887
2444 2444 2444 7331 2444 2444 4887 4888 4888 4887 2444 9775 2444 9775 4888 4887 4888 7331 2444 2444
2444 2443 2444 2444 9775 7331 2444 2444 12219 14663 4887 4888 4888 21994 2443 4888 2444 2444 2443 17107
14663 2444 2443 7332 2444 2443 7332 7331 4888 4887 2444 2444 2444 12219 2443 2444 7332 4887 7331 7332
9775 2444 2444 9775 2444 9775 4887 4888 2444 2444 2443 4888 4887 2444 4888 4887 2444 7332 2443 2444
2444 2444 7331 2444 2444 2444 2443 2444 2444 2444 9775 4887 2444 7332 9775 2444 2443 2444 7332 4887
2444 9775 7332 2443 4888 9775 2444 4887 4888 2444 7331 2444 2444 2444 24437 2444 2444 4888 2443 2444
2444 2444 2444 4887 2444 4888 4887 7332 4887 2444 2444 2444 4887 2444 2444 2443 4888 7331 9776 4887
2444 2444 2444 7331 2444 2444 2443 4888 2444 7331 9775 12219 2444 2444 7331 4888 4887 2444 4888 2444
2443 4888 2444 7331 7331 2444 2444 2444 4887 4888 2444 24438 19550 7331 12219 7332 2444 9775 2444 4887
4888 2444 2443 9775 4888 12219 4888 9775 9775 7331 4888 2444 4887 2444 4888 4887 7332 4887 4888 7331
2444 2444 4887 17107 2444 2443 7332 2444 7331 4888 12219 2443 2444 4888 4887 7332 4887 2444 17107 4887
4888 2444 2443 2444 14663 2444 2444 2443 4888 4888 4887 2444 9775 4888 4887 4888 12219 2444 7331 2444
2444 2443 2444 4888 2444 2443 2444 2444 2444 2443 4888 2444 12219 4887 2444 7332 2443 2444 9775 4888
4887 9776 2443 2444 14663 2444 4887 7332 2444 2443 2444 2444 7331 4888 19550 2444 7331 4888 2444 9775
4888 2443 2444 2444 2444 4887 7332 2443 4888 2444 4887 7332 2444 9775 4887 4888 4888 4887 2444 4887 96

In the block of data above representing the C/A code for Satellite 7 sampled at 2.5
Ghz, 2444 is the smallest complete unit (discounting the trailing 96 which is actually the
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leading edge of the next ID cycle's initial 2444, present because of the 2,500,096 samples
per millisecond being used instead of the cleaner 2,500,000 which would be the case if
the sample rate was a more compatible choice). Thus, the 2444 at the beginning of the set
above could be considered as "1 unit" wide, 4888 would be "2 units" wide, 21994 would
be "9 units" wide, etc., summing to a total of "480 units" en masse for the millisecond of
C/A code shown above. And as stated, the sum of the 2444 + 4888 + ... + 2444 + 4887 +
96 should be 2,500,096 for the 9766 × 256 samples in 1.0000384 msec.
Since the C/A code signals are phase modulated (onto the GPS L1 carrier, which
is 1.57542 Ghz), the key element of interest is the phase of the successive FFT outputs of
the spectral bin in which resides the L1 frequency. At the 2.5 Ghz sample rate used in this
study, this works out to bin 95 of the 128-bin Monobit FFT output, in the base Nyquist
band. This will be touched upon in the next section.

1.5 Basics of the Monobit FFT
As mentioned already, the Monobit FFT implementation was used to do the FFT
signal processing in this thesis project. An FFT is a mathematical operation that
essentially converts time domain samples into "bins" in the frequency domain. The
Monobit algorithm is an approximation technique that trades some accuracy for gain in
speed to handle higher bandwidth signals. This does have the undesired side effect of
reducing the signal-to-noise-ratio (SNR) capability of the processing, but when the tradeoff is warranted, it is a viable alternative. The Monobit FFT basically replaces complex
multiplications inherent in performing an FFT with shifts and adds that are more
"hardware friendly," so that a reasonable approximation of an FFT can be achieved while
still being able to be synthesized in current hardware technology. High speed signal
5

processing implementations sometimes avoid floating point operations due to the
hardware overhead involved.
The Monobit basically moves the samples, wherever they might fall on the unit
circle (see Figure 1), to the nearest axis on the circle. Thus, it eliminates the need to do
complex multiplies, and this changes the mathematical operations of the FFT to a series
of signed unity additions (actually sign changes). The process reduces the need for
floating point mathematical operations which can be very costly both in time and in
hardware resources (gates).

Figure 1: Monobit Unit Circle Operation

The simplicity of the Monobit FFT approximation technique has the beneficial
characteristic of a small hardware footprint, consuming less FPGA resources.
The Monobit implementation used in this work is a 256-point FFT which
generates an output set of 128 complex fixed-point pairs. Each of the 256 input samples
6

are 2 bits in length, ranging from 00 to 11 in binary (0 to 3, as unsigned integers). Each of
the 128 output elements are formatted as 7 bits plus a sign bit (total of eight bits per
value), giving a range of -128 to +127 as signed integers. At the present system sample
rate of 2.5 Ghz, a new input set of 256 unsigned 2-bit samples is processed every 102.4
ns, yielding a new set of 128 signed 7-bit complex pairs representing the spectral bins
found during that particular pass of the 256-point FFT. The system must therefore
process the desired spectral bin information before it is overwritten by the next run of the
FFT, which will occur in 102.4 ns.
A block diagram of the VHDL system architecture incorporating the Monobit
FFT and a post-processing block called CPT (Carrier Phase Tracking) is shown next in
Figure 2, and represents the overall high-level basic components of the system used
during this project. The CPT is the block containing the new post-FFT processing
modules which were developed.

Figure 2: System Architecture Block Diagram
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As can be seen from the figure above, the L1 signal carrying the GPS data comes
from the outside world into the antenna, passes through a 1 Ghz Band Pass Filter (BPF),
on through an amplifier (AMP), then is converted to digital form by an Analog-to-Digital
Converter (ADC) before being processed by the Monobit FFT block in sets of 256 2-bit
input samples. The output of the FFT block in this case is 128 complex pairs of 7-bitplus-sign fixed-point numbers. As mentioned previously, this occurs at a rate of 102.4 ns
per block of 256 input samples. Follow-up processing, such as C/A Code correlation
processing done in this thesis, is done in the CPT block. Much of the VHDL code
exclusive of the Test Bench written during this thesis work resides in this representative
CPT block. The CPT is a multi-stage block which takes, as its input, the 128-pair
Monobit FFT output. As mentioned previously -- in our case -- every 102.4 ns we process
the new complex pair present in spectral bin 95, making algorithmic decisions based on
the phase of this newest value (which is the post-FFT representation of that particular
instantaneous value of L1).
The GPS signal of interest is the L1 carrier (1.57542 Ghz). The L1 signal being
sampled at fs = 2.5 Ghz results in the FFT bin of interest being bin 95 in the base band, as
shown in the block diagram just discussed. This spectral bin 95 in the base band
corresponds to bin 161 in the 2nd Nyquist band, which is the band in which the AFRL
Matlab simulations run. Figure 3 below gives a representative diagram of this.
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Figure 3: FFT Bins Corresponding to L1 Signal

The VHDL coding done during this thesis research project uses the base band
spectrum for all its processing. On the other hand, the initial Matlab simulations done by
the AFRL were performed in the second Nyquist band as shown above, due to the range
of their input band pass filter. Translating between the two Nyquist bands is simply a
matter of taking the complex conjugate of the bin value.

1.6 Brief Conclusion
The outcome of this study confirms the preliminary Matlab simulations performed
by the AFRL scientists Dr. Jim Tsui and Mr. David Lin, mentioned earlier in this chapter.
It appears that GPS satellite C/A codes can indeed be reasonably processed and identified
with broadband techniques implemented in VHDL, at least using the Monobit FFT as the
core signal processor. A reasonably user-friendly VHDL development environment was
created for using Cadence VHDL simulation tools. This environment was then used to
develop deliverables including a very robust VHDL Test Bench, signal generators, data
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loggers, C/A code edge detector, signal condenser, and correlation modules that perform
this function. The Test Bench includes several custom signal generators useful for
evaluating the performance of the VHDL Monobit FFT implementation. The Edge
Detector takes the Monobit FFT output bin 95 (corresponding to the GPS L1 carrier
frequency) and determines if a C/A code BPSK phase transition has occurred, and
maintains a circular 9766-bit buffer of binary edge events that is updated every 102.4 ns.
The Condenser is a 9766-to-1023-bit component which condenses the afore-mentioned
9766-bit buffer into a 1023-bit buffer which is the native GPS C/A code size. The
Correlation module then compares the ever-updating version of the incoming 1023-bit
unknown input stream to a particular known 1023-bit C/A code (representing a given
GPS satellite which is possibly expected). This module includes the VHDL
implementation of a multi-level adder. Various Matlab evaluation and support tools were
also developed.
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II. Background
2.1 General
The EW GPS project is based on looking at the possibility of using wideband
electronic warfare receivers, such as radar receivers, to detect and process GPS signals.
As these receivers scan a broad band of frequencies, particular techniques are used in the
spectrum processing. The FFT is often an important part of the digital signal processing
(DSP) used in such devices. Specific to this particular research is the Monobit FFT used
as the main digital signal processor, implemented as a 256-point FFT generating 128
complex output pairs with every run.
Rather than being a theoretical development research effort, this thesis effort
focuses on empirical techniques to support a priori theory. Several models have been
developed for various components in the radar receiver system, and they are
quantitatively tested to verify that they fit the theoretical models. Thus the thesis is more
of a development-oriented one wherein a fairly tangible realistic goal is being evaluated
and pursued, not unlike a new project in industry is undertaken. This is essentially the
prototype stage of investigating a potential ultimate "product" that is being considered, to
see if there merit exists for taking it further once the initial evaluation (e.g. this thesis
development work) has been done. Therefore, there was not a much need to perform an
in-depth exploration of existing related areas of engineering. Rather, the practical and
efficient path to generate measurable "deliverables" in such a case was to become
familiar with the preliminary Matlab simulation work done by the AFRL engineers (see
the next section), then pull together the various portions of existing available Monobit
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FFT VHDL code, then create the necessary VHDL development environment to facilitate
the writing of the new modules, and finally begin the development and validation testing
of the new VHDL algorithms needed to perform this function.

2.2 Matlab Simulations by the AFRL
The AFRL/RYDR Sensors Directorate at WPAFB did some initial Matlab
simulations on the feasibility of identifying GPS satellite C/A codes using a Matlab-based
model of the Monobit FFT. The engineers involved in this simulation were Dr. Jim Tsui
and Mr. David Lin, working under Dr. Steve Hary. They created a millisecond of data
using a sample rate of 2.5 Ghz, folded in a programmable amount of simulated EW noise,
ran the Matlab model of the Monobit FFT on the data, and ran a frequency domain crosscorrelation on it to try to match it with a particular GPS satellite (Satellite 7) that was
known to be present in the input dataset. Originally they accounted for a Doppler
frequency (which was known to be present at -1.433 khz in this case) by frequency
domain shifting of the GPS L1 carrier component in the input dataset by that Doppler
value, with the result that they could plot a meaningful correlation of the input dataset
versus a known correct Satellite 7 C/A code. They also did a modified version of
accounting for the Doppler effect, by instead passing the known-good C/A code of
known-to-be-present Satellite 7 through a range of Doppler shifts of 1khz ranging from 5khz to +5khz. This method, in a similar manner as the other, also successfully found
meaningful instances of the C/A code for the desired satellite at particular Doppler shifts.
See Figure 4 below for a block diagram which documents this Matlab simulation
program developed by Dr. Jim Tsui and Mr. David Lin, working under Dr. Steve Hary,
all of the AFRL based in Dayton, Ohio. It should be noted that the simulations done were
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written in Matlab, and performed an entire frequency domain cross correlation procedure
to identify the C/A codes involved. The Monobit FFT portion that was developed in this
thesis work is the main signal processor of the input signal, and is a subset of what was
modeled in Matlab by the AFRL engineers.

Figure 4: AFRL Matlab Monobit FFT Simulation Block Diagram

As a means of getting this Monobit VHDL research project off the ground, the
AFRL provided their three Matlab simulation routines, cacode.m, digold2.m, and
mono_gps_real1.m, and the dataset tek_scope1.dat which they generated in the lab.
Running this package, which uses a simulated Monobit FFT model, shows that given that
particular setup of conditions, the presence or absence of correlation can be determined.
Different levels of SNR can be used in order to investigate the response of the Matlab
model of the Monobit FFT (which is not an exact model of the actual VHDL
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implementation of the Monobit FFT, but is fairly close) to the same set of "unknown"
data in order to identify, for example, the C/A code for Satellite 7 in that data stream.
Figure 5 below shows an example of Satellite 7, poor correlation, as generated by
the AFRL Matlab code. As can be seen in this figure, virtually nothing stands out above
the noise in the frequency spectrum shown:

Figure 5: Satellite 7, Poor Correlation

See Figure 6 below for an example of Satellite 7, better correlation, as generated
by the AFRL Matlab code. Quite plainly, the presence of a meaningful signal can be seen
here, which was absent in the previous figure. This evident spike is the L1 signal
obtained by a successful Matlab frequency domain cross-correlation.
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Figure 6: Satellite 7, Better Correlation

A comparison of the two figures above shows that some level of correlation is
possible using the AFRL Matlab model of the Monobit FFT, followed by the Matlabbased frequency domain cross correlation approach they implemented. As the Doppler
range of +/- 5 kHz is cycled through, more or less correlation is experienced.

2.3 Related Work from the Literature
Knowing that the phase of the L1 signal needs to be detected with every new set
of FFT bins, it was worth looking into the existence of a VHDL implementation which to
compute the arctangent of signed fixed-point (x,y) pairs. It was determined that the
CORDIC (which stands for COordinate Rotation DIgital Computer) algorithm would be
appropriate for this functionality, and a core of this could have been obtained from a
vendor such as Xilinx Corporation, and this was considered. However, as a point of
experimentation, and as a means to help keep the implementation as compact and fast as
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possible, a simple VHDL table-driven arctangent routine was developed in VHDL which
served the phase detection need sufficiently well.
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III. Implementation
Having worked in industry for 15-20 years primarily as an embedded systems
firmware development engineer, but also on stints as a test, process, and field support
engineer, working in Very Large Scale Integration (VLSI) was quite a challenge. Having
done very little signal processing, never working in GPS, and not having heard of Matlab,
VHDL, Cadence, Xilinx, or the Monobit FFT, there was much background to pick up.
Some of this was accomplished via coursework here at Wright State; the rest was
obtained on-the-fly while working on the thesis project.
A great deal of underlying work was performed which was necessary and critical
for making this project feasible, but might be considered as "intermediate" steps even
though it was definitely essential for efficient forward progress. Examples include the
development of a very robust VHDL Test Bench, the creation of several powerful VHDL
signal generators, and the development of various Matlab tools, especially those which
were needed to generate C/A code data in various forms useful for VHDL modules, and
analysis tools for evaluating and ensuring that the VHDL modules being written were
indeed performing as expected. Most of this work is included in Appendix A, rather than
being described in this current chapter.

3.1 High Level System Description
Before discussing the prototype Monobit-FFT-based broadband receiver system
from a VHDL perspective, it may be beneficial to first represent it from a high-level
hardware block perspective. This may help to give an understanding of the data
relationships and the timing involved of the incoming signal stream, and how it relates to
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the Monobit FFT used to do the core signal processing. The system is now shown
beginning at the ADC which digitizes the incoming data stream at the current system
sample rate of 2.5 Ghz. These samples are buffered into a fresh new set of 256 two-bit
values every 102.4 ns, which is then processed by the Monobit FFT at that rate. Please
see Figure 7 for this:

Figure 7: Hardware Block Diagram

The above diagram shows several major blocks. First, the ADC creates each new
2-bit sample, a new one every 0.40 ns (given a sample rate of 2.5 Ghz). The next block in
line is the first Demux, whose job it is to collect eight (8) of these 2-bit samples and
present them at the corresponding rate (312.5 Mhz) representing that grouping. Onward
to the STAGE1 block which collects 256 of the 2-bit samples, again with the appropriate
reduction in speed (9.765625 Mhz), at which point the current block of 256 samples is
now ready to be presented to the Monobit FFT so that it can compute the frequency
domain representation of the incoming time domain signal. Thus, the Monobit FFT
processes a new block of 256 of the 2-bit samples every 102.4 ns. At this same rate, the
Monobit FFT generates a new block of 128 frequency bins, with each bin containing one
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complex pair representing the real and imaginary component of the input signal from that
particular prior instant in time. This set of 128 FFT bins, updated every 102.4 ns, are then
the input to the STAGE2 block, which can begin post-Monobit processing by
determining the magnitude and phase of whatever bin(s) might be desired. As was
already stated, the signal of interest here is the 1.57542 Ghz GPS L1 carrier frequency,
which falls in FFT bin 95 in this particular configuration.

3.2 C/A Code Processing Stage Detailed Description
The next diagram (Figure 8) elaborates on the main inward details that comprise
the STAGE2 (post-Monobit, or C/A code processing) block shown in the previous figure:

Figure 8: Stage 2 Detailed Block Diagram

Figure 8 is a more detailed illustration of STAGE2, which takes as its input the
128-bin Monobit FFT output generated every 102.4 ns. The STAGE2 block is comprised
of a phase detector, a condenser, a reference C/A code, and a correlator. The Phase
Detector starts by looking at the latest Monobit FFT output bin 95, determines whether a
BPSK phase switch has occurred, and updates the corresponding bit position in the
circular 9766-bit buffer which it maintains continuously. The Condenser block carefully
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condenses (compresses) the 9766-bit queue just described into a 1023-bit buffer, which is
the native size of a GPS satellite C/A code, and this operation is performed every 102.4
ns as well. The Correlator then, again every 102.4 ns, compares this 1023-bit incoming
representation of the input stream with a known good 1023-bit representation of a
satellite C/A code, and computes the correlation for that instant in time. The justcomputed correlation value (updated every 102.4 ns) can then be passed on to whatever
subsequent blocks might be in line to use the data.
For clarity's sake, the Figure 8 diagram detailing the main STAGE2 block does
not show the various data logging VHDL processes that were also created which
provided log files of what was going on inside the blocks, to help facilitate debugging
and analysis of the algorithms being developed. These very large log files were then
stream-edited using Unix tools such as sed, awk, and vi, in order to further analyze the
results with a combination of single-use C and Matlab programs which were written to
help validate the performance of the system. Such programs are (1) very powerful in
gaining understanding of difficult problems, (2) afford the ability to create single-use
programs which can be disposed of once a problem is solved, and (3) help in the timely
resolution of difficult problems, because many times it is the intelligent presentation and
analysis of large amounts of data that makes or breaks peculiar problems that perhaps are
not well understood or documented. Such programs are not discussed in this thesis, as
they are considered necessary background utilities and not the main focus.
Given this high level understanding of the overall construction of a broadband
receiver built around the Monobit FFT as the signal processor, let us describe some initial
thoughts, and then proceed forward into more detailed areas.
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3.3 Raw Monobit FFT VHDL Modules
Already in existence were some Monobit FFT VHDL source files; these were
provided by Dr. Marty Emmert of Wright State University as a starting point for this
work. (With the exception of having to modify the Monobit FFT as needed to make it
retain the output sign, it was considered to be a "black box" FFT processor.)
In order to begin to pull these modules into a working Unix development
environment, they needed to be set up in a such manner that they could be compiled,
elaborated, and simulated using the Unix-based Cadence VHDL simulation tools. Details
about this are given in Appendix A.
The .vhd files initially provided by Dr. Emmert were:
o conv.vhd
o fft_8000.vhd
o functions.vhd
o monobit_fft.vhd
o stages.vhd
o unisim_SMODEL.vhd
o unisim_VCOMP.vhd
o unisim_VITAL.vhd
o unisim_VPKG.vhd
The above four unisim_XXX.vhd files are used for simulation only, and as such
are not needed when synthesizing. They are rightly considered as "black boxes" and were
not and will not be expounded upon.
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3.4 Initial Preparation
A logical approach was to first become familiar with the AFRL work that had
been done by Dr. Tsui and Mr. Lin, gaining understanding of C/A codes and how they
look in the digital realm, and developing some new Matlab routines to generate
transitional data sets that could subsequently be used in the VHDL development.
Originally it was considered to use a different sample rate than the fs = 2.5 Ghz
used in the AFRL experiment, because many of the digital inter-relationships would have
been much cleaner, but it was ultimately decided to stay with their 2.5 Ghz rate in order
to be able to use the AFRL data more easily. In retrospect, it would likely have been
wiser to use a different value for fs for this particular thesis work. (The reasons for this
are discussed in Chapter V.) However, the 2.5 Ghz rate was a perfectly reasonable
choice for what the AFRL set out to do, since their work was done in Matlab, which
allows a more abstracted form of work than the VHDL which was primarily used in this
thesis research and development.

3.5 Matlab Simulations and Development
The initial goal and starting point was to become familiar with the AFRL Matlab
routines cacode.m, digold2.m, and mono_gps_real1.m, described earlier in this thesis.
The primary purpose of the AFRL simulation by Dr. Tsui and Mr. Lin was to determine
whether C/A codes might ultimately be detectable with a Matlab model of the Monobit
FFT doing the low-level input signal processing. A frequency domain cross-correlation
approach on that FFT output data was then used to find the satellites. It should be noted
that the simple Matlab model of the Monobit FFT used in the AFRL simulation is not

22

exactly identical in the mathematical realm to the actual VHDL implementation of the
Monobit FFT -- there are slight differences in the way the rounding is handled in bit 6 -but it is very similar. The mono_gps_real1.m is the main program which creates the
desired C/A code of the desired sample rate, adds in a simulated EW signal, runs the
Monobit FFT model, does the frequency domain cross correlation, and plots out the
results. It calls the subroutine cacode.m, which calls the digold2.m routine. More than
anything, beyond seeing that the AFRL Matlab simulation showed promise in this project
as a possibility, the Matlab routines proved very helpful as a base to develop additional
Matlab routines to create various forms of C/A codes for ultimate use in the VHDL code
that would be developed. These three AFRL-provided Matlab modules also provided an
excellent way to gain a better understanding of the actual makeup of a given C/A code,
say for Satellite 7. Versions were written that carefully generated forms of desired C/A
code datasets for a given satellite, in the following decimations, depending on the
particular application point within the VHDL:
o Numeric, 2,500,096 bits / msec
o Bitstream, 9766 bits / msec
o Bitstream, 1023 bits / msec
Even a version that performs Doppler-shifted C/A codes and generates the timedomain shifted result was developed, though that was not particularly needed for this
thesis research, although such a routine may very well be useful for future work.

3.6 Proceeding into VHDL
After becoming familiar with the AFRL work, and with C/A codes themselves,
the next step performed was to create a PC-based Xilinx ISETM project, and learn how to
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use the VHDL textio package so that text files for data logging could be done via VHDL
simulations. This was done by creating a small ISE project from scratch, with a VHDL
Test Bench whose primary purpose was to become familiar with the file I/O capabilities
of standard VHDL libraries. The ISE project then became a base on which to move into
the more substantial VHDL development on the Monobit itself.
It was then reasonable to move to the Cadence VHDL simulation environment on
Unix, set up a VHDL project from scratch including the existing Monobit FFT files, get
that running, feed it a known good input signal, and see if the correct output can be
obtained from running the Monobit FFT on said signal, in the correct bin, etc. The
Cadence tools used included ncvhdl, ncelab, and ncsim.
New development work could then proceed on VHDL C/A code, to develop
algorithms to accurately process the Monobit FFT output sets of complex pairs which
were being generated every 102.4 ns, etc. This was done by developing custom VHDL
C/A code signal generators with programmable noise levels. These will be described
later, and source listings for the signal generators are given in Appendix C.
It might be noted that the original Monobit FFT source files which were initially
provided generated the FFT output values formatted as 7-bit unsigned integers. Phase
detection is key in determining C/A codes, and uses the arctangent function, which
requires the sign of the values in order to determine which quadrant in which to declare
the angle described by the (x, y) pair given it. Therefore, to support the phase detection,
the Monobit FFT output was changed to 7-bit-plus-sign, for a total of eight (8) bits.
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3.7 The System from a VHDL Perspective
Figure 9 just below is a block diagram of the final system architecture from a
VHDL functional block perspective, as opposed to the hardware block perspective shown
previously. The various components will be described in the following sections.

Figure 9: Implementation Block Diagram

The above diagram shows the ability in the VHDL Test Bench to select one of
four input sources (e.g. signal generators) to feed the Monobit FFT. Figure 9 also shows
the simultaneous input and output data logger functions which operate in parallel with the
system when simulations are run, utilizing the VHDL textio capabilities.

3.8 Detecting and Saving C/A Code Edge Transitions
3.8.1 The Basics of 9766.

As mentioned previously, the C/A code of a GPS

satellite repeats every millisecond, and the Monobit FFT, at the 2.5 Ghz sample rate used
in this research, provides a new set of 128 complex pairs every 102.4 ns. Using these
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fundamental measurements, 1 msec / 102.4 ns = 9765.625 FFT spectral bin 95 values for
one C/A code (remember that the GPS L1 signal, which is 1.57542 Ghz, falls in
Monobit's spectral bin 95). In order to work with an integer multiple, this was rounded up
to give 9766 bin 95 values to fully describe one C/A code. The phase transitions can then
be described on a bit-level basis, and phase modulation edge transition decisions can then
be done in the digital domain.
3.8.2 The Importance of Phase.

Because the C/A codes are BPSK phase

modulated onto the 1.57542 Ghz GPS L1 carrier, it is the phase transitions of the L1
frequency that are of interest rather than the magnitude. Each FFT output spectral bin 95
is a complex pair; there is a real and an imaginary component, A + jB. The relative phase
of successive bin 95 values can be analyzed to determine if a phase transition has
occurred. Figure 10 below shows an example of an L1 signal, a transition from the (+1)
→ (-1) level, and the corresponding 180° phase transition:

Figure 10: Example C/A Code Bit Transition
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With simple BPSK, the modulated carrier signal undergoes a 180° phase shift
when there is to be an edge transition to be conveyed to the receiver of the signal. At the
receiver, the ongoing phase level is monitored, and changes deemed to be outside an
acceptable range can then be used to declare the presence of a transition in the original
modulated signal.
As mentioned earlier, an actual C/A code tends to consist of several hundred
pulses. The C/A code of Satellite 7, for example, contains 480 pulses, and all the pulses
are comprised of an integer multiple of a base pulse width. To help with the
understanding, an example of a simple test version of a C/A code comprised of eight
pulses is given in Figure 11 below, to illustrate how such a C/A code might look:

Figure 11: Example (8-Pulse) C/A Code

Figure 11 shows the integral (that all pulses are integral multiples of a base width)
characteristic of C/A codes, and that they are, at any given time, fundamentally valued at
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either +1 or -1, with the timing of the 180° phase change from +1 to -1 or from -1 to +1
being determined by the specifics of each satellite's particular C/A code itself. A bit of
background information is given in Chapter I on this matter.
3.8.3 The Critical 116 Degrees.

It has already been stated that the C/A codes

are phase modulated onto the GPS L1 carrier which is 1.57542 Ghz. Given that a new set
of 128 complex pair outputs (and most importantly, spectral bin 95) of the Monobit FFT
comes with each passing 102.4 ns, the number of cycles of L1 between successive bin 95
values can be calculated and compared to what would be if no phase change had
happened during that period of time.
The period T1 of the L1 carrier = 1 / 1.57542 Ghz, so T1 = 0.63475 ns. The
number of T1 periods (cycles) that expire during 102.4 ns is 102.4 ns / 0.63475 ns, giving
161.323 cycles of the L1 carrier. This is 161 full 360° cycles around the unit circle, plus a
left-over portion of 0.323 of a cycle. The 0.323 portion can easily be changed to degrees
by multiplying by 360°, giving 116° as the critical phase difference expected between
successive bin 95 values, to tell whether or not a phase inversion has occurred. The phase
inversion is an important element of the edge transition algorithm described next.
3.8.4 The Edge Detection Algorithm.

It is of utmost importance to quickly

detect the C/A code transitions from one level to the other. This is done by comparing the
phase of the GPS L1 carrier from one point in time to its phase at another point in time.
The edge detection of the potential C/A code(s) contained in the one millisecond 9766-bit
buffer begins with obtaining the real (call this A) and imaginary (call this jB) components
of the latest Monobit FFT spectral bin 95. An ongoing state bit called "hilo" is used in the
VHDL to keep track of C/A code state changes, and this is the bit that is installed with
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every passing 102.4 ns into the 9766-bit circular buffer. A detailed description of the
edge detection algorithm will be described below, and a high-level block diagram of the
implementation is as follows:

Figure 12: Edge Detection,Block Diagram

Figure 12 shows a symbolic block diagram of the Edge Detection algorithm. The
VHDL itself, given in Appendix A, is the best place to look if the details are of interest.
But, given that a new bin 95 complex pair A + jB has been obtained, the phase of that
pair is needed. The most direct way to do this is to compute the arctangent of (B / A). A
VHDL routine which implements a table lookup method to do this within sufficient
accuracy was written and is mentioned in a previous section of this chapter.
Now, once the current phase is calculated, it is normalized so that it is within a
predictable window on the unit circle, the 0° to 360° domain. Then the difference
between this new phase and the previous phase (the phase from the latest bin 95 versus
the value from 102.4 ns ago) is computed, normalized, and checked against the critical
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value of 116° to see if a potential edge has occurred since then. Experimentally, a ±30°
tolerance surrounding the 116° was found to work well.
If the differential phase is outside the range of "acceptable," it is assumed that a
phase switch event has occurred, and this is recorded in the 9766-bit circular buffer. It
was found that, most likely due to the filter-through time needed by the FFT, two sets of
102.4 ns periods are needed to accurately deduce that an edge has occurred. If that is the
case, the hilo state is inverted; else hilo remains whatever it was before. This latest value
of hilo is then placed in the proper "next" slot of the 9766-bit circular buffer which is
used by subsequent VHDL modules to make decisions about critical events.
See Appendix C for a listing of the EDGE_DETECT( ) VHDL program.
3.8.5 An Alternative Edge Detection Algorithm.

Although impractical at best

with the current configuration (and most likely entirely unfeasible given the current
mismatch between the system sample rate and the native 1023-bit C/A code form), a very
different possibility from the phase detection algorithm just described does ultimately
exist (and was also prototyped in VHDL) for performing the phase detection. This
alternative method could be called the pre-known pulse (PKP) method. Instead of doing
phase comparisons of adjacent 102.4 ns bin 95 FFT values, it takes advantage of the preknown fact that each C/A code essentially consists of pulses that are multiples of each
other, and that there is a base pulse size (with the current sample rate, that base pulse size
is 9.5464 periods of 102.4 ns). The PKP algorithm has the very real benefit that it likely
responds more favorably to multiple satellites and higher noise. However, for single C/A
code data streams, it is not as accurate as the phase detection algorithm previously
described, and depends on the system sample rate being chosen carefully so that the

30

digital inter-relationships are more integral than the current 9766-bit millisecond buffer
vs. the 1023-bit C/A code native size (in other words, the 9.5464 multiple). This is
described in some detail in the Future Work portion of Chapter V of this thesis.
The heart of the PKP alternative algorithm is an ongoing queue of nine
independent phase states. With each passing of 102.4 ns, the ninth-oldest phase is rolled
away, the most recent eight would clock "left" by one slot, and the latest phase just now
calculated (from this latest 102.4 ns) is appended. Also, with each passing 102.4 ns, the
"oldest" phase (nine 102.4 ns periods past) is compared to the "now" phase, to see if a
BPSK phase inversion has likely occurred. Note that the critical phase residue is different
from the 116° described previously, derived from the 0.323 portion of 161.323 T1 cycles,
which is 0.323 * 360 = 116°. The new phase difference is calculated by realizing that in
this alternative algorithm, the bin 95 phase values are compared nine periods of 102.4 ns
apart. This is computed by 9 * 161.323 = 1457.907 T1 cycles, and using the residue gives
0.907 * 360 = 327°. Also, an ongoing queue of nine sets of 9766 bits is maintained, the
state of which is also maintained in an ongoing queue of nine independent state bits. The
state bit of a given 9766-bit buffer is toggled whenever the phase comparison indicates
that an inversion has occurred in that particular time slot's buffer, i.e. when the difference
between the latest phase and the "oldest" (ninth-back) phase falls outside the allowable
limit specified in the implementation.
Again, there are nine circular 9766-bit state buffers maintained continually in this
approach, with one bit updated in each of the nine buffers, every 102.4 ns. There would
also need to be nine corresponding 9766→1023 bit condensations performed, and nine
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1023-bit condensed buffers maintained as well, upon which nine correlation processes
would operate.
An initial prototype of the nine 9766-bit buffer phase detection portion of this
PKP alternative algorithm was developed and simulated in VHDL and was found to work
fairly well, given the less-than-optimal 9.5464 multiple. It was written in the hopes of
creating a fairly easy to understand starting point for someone embarking on further work
on this project. This prototype VHDL process is resident in the stages.vhd file, and was
included in the source code modules provided to Dr. Emmert so that an electronic record
of the source modules written during this thesis research would be available as a starting
point for future work.

3.9 Condensing C/A Code Edge Transitions
3.9.1 Fitting 9766 Bits into 1023 Bits.

The bit compression is an important and

fairly complex step. It has been said above that a circular buffer of 9766 bits is
maintained on a continuous basis, being updated by one bit with each passing 102.4 ns.
The circular buffer continuously describes the most recent millisecond of Monobit FFT
spectral bin 95 values as bit levels. It will have a constant bit level until it has decided
that an edge (i.e. a phase inversion) has occurred, then the bit state will invert and remain
until the next edge is found, at which point it inverts again. For example, say in a
particular snapshot of time, there was an edge, then no edge for nine 102.4 ns periods,
then an edge, then no edge again for ten 102.4 ns periods, etc. As an example, the edge
changes might be represented in the 9766-bit circular buffer as:

. . . 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1 1 . . .
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Or it might just as likely be the exact dual of this -- shown next -- depending on
the initial state of the hilo bit when this pattern was encountered:

. . . 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0 0 . . .

The main point of interest is the detection of a change from one state to the other,
irregardless of the actual value (0→1, or 1→0, shown above in larger, bold, underlined
font). The edge detection algorithm was written to accurately detect the incoming signal
phase state changes.
Condensing, or compacting, a 9766-bit buffer into a 1023-bit buffer obviously
entails decimation and potential data loss. It involves the careful handling of decisions
such as "When does one declare, in the 1023-bit domain, that a transition has happened in
the 9766-bit realm?" The transition decision is of great importance to the problem at
hand, since the correlation is only as good as the data it operates on, and if the edges are
sloppily declared so that they do not accurately represent the incoming data stream, the
correlation value that is ultimately calculated will falsely have a poor value (low
correlation) when in fact it perhaps should really have a good value (high correlation).
Information is normally lost when such a decimation process is performed. Thus, some
careful analysis and understanding of this issue was in order, and the final solution of this
matter needed to be handled with some expertise. Two very different solutions were
designed. The first worked beautifully in simulation but would not synthesize. The
second worked even better in simulation, and also synthesized successfully. These will be
discussed in some detail below.
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3.9.2 Peculiarities of the 9.5464 Multiple.

Dividing the afore-mentioned 9766

bits gathered in a given millisecond by 1023 "chips" (potential C/A code pulses, see
Introduction) for a given C/A code gives 9.5464 bits per C/A Code chip. Such a nonintegral multiple creates a difficult situation to deal with when wanting to condense a
buffer of 9766 bits into 1023 bits -- not so much in software or firmware where clever
algorithms can be devised to accommodate peculiar boundary conditions, but it can be
more difficult in the hardware realm, such as programming such a thing in VHDL, to
come up with a clean "algorithm" to handle all cases in a synthesizable manner. In order
to get a handle on the non-integer problem, a short Matlab program was written from the
1023-bit perspective (rather than from the 9766-bit perspective), locating where the
digital boundaries might fall for each transition. Below is a portion of the output of this
program, which shows the pattern which was then used to create a VHDL representation
so that the condensation of the 9766-bit buffer (created in fullness every 1 msec but
updated with a new value with each new run of the Monobit FFT, every 102.4 ns) to a
1023-bit representation which can then be used by the subsequent correlation code to see
what the current relation is to known and expected C/A code patterns. By examining the
output of this Matlab program, a pattern can be recognized which can then be
programmed to implement the desired hardware response. The arrows below show the
locations where the pattern occurs in the sample below. It is evident that the pattern is
9,10,9,10,9,10,9,10,9,10,10,repeat. The program written to generate this data is given in
Appendix B.
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0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

0.00
9.55
19.09
28.64
38.19
47.73
57.28
66.83
76.37
85.92
95.46
105.01
114.56
124.10
133.65
143.20
152.74
162.29
171.84
181.38
190.93
200.48
210.02
219.57
229.11
.
.
.

0,0
9,10
19,20
28,29
38,39
47,48
57,58
66,67
76,77
85,86
95,96
105,106
114,115
124,125
133,134
143,144
152,153
162,163
171,172
181,182
190,191
200,201
210,211
219,220
229,230

998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022

9527.34
9536.89
9546.43
9555.98
9565.52
9575.07
9584.62
9594.16
9603.71
9613.26
9622.80
9632.35
9641.90
9651.44
9660.99
9670.54
9680.08
9689.63
9699.17
9708.72
9718.27
9727.81
9737.36
9746.91
9756.45

9527,9528
9536,9537
9546,9547
9555,9556
9565,9566
9575,9576
9584,9585
9594,9595
9603,9604
9613,9614
9622,9623
9632,9633
9641,9642
9651,9652
9660,9661
9670,9671
9680,9681
9689,9690
9699,9700
9708,9709
9718,9719
9727,9728
9737,9738
9746,9747
9756,9757

(0)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(10)
(9)
(10)

(10)
(9)
(10)
(9)
(10)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(10)
(9)
(10)
(9)
(10)
(9)
(10)
(9)
(10)

<-<--

<-<--

<-<--

<-<--

3.9.3 An Initial (unsynthesizable) Condensing Algorithm.

This first algorithm,

to condense 9766 bits to 1023 bits in as accurate a manner as possible, was fairly
complex. It had several characteristics that limited the viability of this solution. For one
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thing, it was written to execute only once every millisecond (once for every 9766 sets of
102.4 ns) rather than once every 102.4 ns. In practice, this may have been satisfactory in
itself, if the algorithm had been synthesizable.
As far as how this version worked, this algorithm begins by finding the first
"edge" (0→1 or 1→0 transition) in the circular 9766-bit buffer which is continuously
updated by the PHASE_DEMOD block. It then remembered the position (index) where
this was found in the 9766-bit buffer, and marked the first bit as a "1" in the 1023-bit
buffer. Program flow then proceeded to the next part of the algorithm where it spun
through the remainder of the 9766-bit buffer, incrementing by either 9 or 10 bits
(alternating back and forth as an approximation to solve the 9.5464 problem), comparing
bit[n-2] with bit[n-1], then bit[n-1] with bit[n], then bit[n] with bit[n+1] to see if an edge
had occurred. If so, this was marked, the ongoing index was placed appropriately based
on which of the three comparison indexes had been found, and this continued until the
end of the buffer, and the remaining 1022 bits of the 1023-bit buffer were filled in this
manner.
As mentioned, there were several fundamental drawbacks to this particular
solution. First, it ran only once every millisecond, needlessly reducing how swiftly the
response of the system can report C/A code correlations. Second, after some thought it
became unclear how well this algorithm would support the reality that in a slot of time of
9.5464 (either 9 or 10) 102.4 ns periods, there would normally be several satellite C/A
codes present, and how would this be accommodated? Finally, it did not appear to
synthesize, which was an even more serious problem than the first two. This all meant
that a better solution would be well advised; this is described next:

36

3.9.4 A New (and synthesizable) Condensing Algorithm.

Given that the first

algorithm just described would not synthesize, and therefore could not ultimately be
implemented in hardware, an alternative approach was needed. Starting from the
perspective of the 1023-bit C/A code buffer (rather than from the perspective of the 9766bit incoming buffer), and studying the listing displayed in part in 3.11.2 above, it was
observed that a repeatable pattern was present, one that could be implemented in
relatively clean logic.
It was noticed that the pattern repeated every 11 lines. Given that, 1023 / 11 = 93,
so this could be done by an outer loop of 93. Also, this pattern of 11 was described by the
following: 9, 10, 9, 10, 9, 10, 9, 10, 9, 10, 10, repeat. This series sums to a value of 105.
Also, 93 loops, of length 105 each, gives 93 * 105 = 9765 total elements, which is a
nearly perfect solution to the 9766 bit buffer that is maintained. The clean pattern also
lends itself wonderfully to the concurrent search for edges of eight satellites at once; an
outer loop of length 93, an inner loop of length 8, and checking the incoming 9766-bit
circular buffer for edges as described gives a very accurate solution to the rather sticky
edge detection problem. And this second approach was definitely desirable, in order to be
able to look for multiple satellites in the incoming signal, as they are certainly present at
various magnitude levels in the real-world satellite realm.
A full and synthesizable listing of this VHDL routine, CONDENSE_1023( ), is
given in Appendix C.

3.10 Correlation of the Detected C/A Code
3.10.1 Basics of Correlation.

Correlation is done to determine how well the

incoming data stream that has been detected matches, or correlates, to a known pattern.
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The reasonable progression was to begin correlation development using a known C/A
code pattern that was of the same base size as the continuously-updated 9766-bit buffer
containing the incoming unknown stream being detected from the latest 1 msec of bin 95
values from the FFT. Thus, a Matlab routine was written to create a 9766-bit
representation of Satellite 7's C/A code. The details of the technique are shown in the
following two blocks of data, first in integer form, then in bit form.
An integer representation of the C/A code of GPS Satellite 7:
10 19 10 9 19 19 86 10 9 20 9 19 19 10 9 19 10 38 29 19
9 10 10 28 19 29 9 20 9 10 9 19 10 9 10 19 19 10 9 29
48 19 9 10 19 9 48 29 9 10 19 9 29 19 10 19 28 20 19 28
10 9 39 9 10 19 28 19 10 29 47 48 19 10 9 19 58 38 19 19
10 9 10 19 9 10 19 10 9 10 9 29 9 10 9 29 10 47 10 19
10 9 10 28 29 9 20 19 57 19 115 66 19 29 29 9 10 9 19 10
19 10 9 10 47 29 19 19 10 19 9 10 29 28 29 19 19 86 10 9
10 47 10 10 47 19 10 9 20 9 19 48 9 20 9 48 48 38 19 28
10 29 9 38 39 28 10 9 10 9 10 9 58 19 57 38 48 19 10 19
9 10 9 29 10 9 19 19 19 19 10 38 10 38 19 19 19 29 9 10
9 10 10 9 38 29 9 10 48 57 19 19 19 86 10 19 9 10 10 66
58 9 10 28 10 9 29 29 19 19 9 10 10 47 10 9 29 19 29 28
39 9 10 38 9 39 19 19 9 10 9 19 20 9 19 19 10 28 10 10
9 10 28 10 9 10 9 10 10 9 38 19 10 29 38 9 10 9 29 19
10 38 29 9 19 38 10 19 19 10 28 10 9 10 95 10 9 20 9 10
9 10 9 19 10 19 19 29 19 9 10 9 20 9 10 9 19 29 38 19
10 9 10 28 10 10 9 19 10 28 39 47 10 9 29 19 19 10 19 9
10 19 10 28 29 9 10 9 20 19 9 96 76 29 47 29 10 38 9 19
20 9 10 38 19 48 19 38 38 29 19 9 19 10 19 19 29 19 19 29
9 10 19 67 9 10 28 10 29 19 47 10 9 20 19 28 19 10 67 19
19 9 10 10 57 9 10 9 20 19 19 9 38 20 19 19 48 9 29 9
10 9 10 19 10 9 10 9 10 9 19 10 48 19 9 29 9 10 38 19
19 39 9 10 57 9 20 28 10 9 10 9 29 19 76 10 29 19 9 38
20 9 10 9 10 19 28 10 19 10 19 28 10 38 19 19 19 19 10 19

A portion (the start and end of the 9766 bit stream) at the bit level is given below,
to show a representation of the C/A code pulses as they exist at this level of decimation.
It can be seen from observing the bits in this group that, as always (in this case for
Satellite 7), that the second subset of nineteen (19) '0' bits ("0000000000000000000") is
roughly twice as long as the first subset of ten (10) '1' bits ("1111111111"). These have
been highlighted in both blocks of data for ease of comparison. The data patterns were
also touched upon in Chapter I in terms of a different non-decimated form as the first
"pulse" being "2444" and the second "pulse" being "4888" and so on, showing the same
38

relative pulse width relationships. These are simply different representative forms of the
same satellite C/A code (Satellite 7, in this case), which were needed by the VHDL
programs to perform their particular functions.
A partial 9766-bit representation of the C/A code of GPS Satellite 7 is:
111111111100000000000000000001111111111000000000111111111111111111100000000000000000001
111111111111111111111111111111111111111111111111111111111111111111111111111111111111100
000000001111111110000000000000000000011111111100000000000000000001111111111111111111000
000000011111111100000000000000000001111111111000000000000000000000000000000000000001111
111111111111111111111111100000000000000000001111111110000000000111111111100000000000000
000000000000001111111111111111111000000000000000000000000000001111111110000000000000000
000011111111100000000001111111110000000000000000000111111111100000000011111111110000000
000000000000111111111111111111100000000001111111110000000000000000000000000000011111111
111111111111111111111111111111111111111100000000000000000001111111110000000000111111111
111111111100000000011111111111111111111111111111111111111111111111100000000000000000000
000000000111111111000000000011111111111111111110000000001111111111111111111111111111100
000000000000000001111111111000000000000000000011111111111111111111111111110000000000000
000000011111111111111111110000000000000000000000000000111111111100000000011111111111111
111111111111111111111111100000000011111111110000000000000000000111111111111111111111111
111100000000000000000001111111111000000000000000000000000000001111111111111111111111111
111111111111111111111100000000000000000000000000000000000000000000000011111111111111111
110000000000111111111000000000000000000011111111111111111111111111111111111111111111111
111111111110000000000000000000000000000000000000011111111111111111110000000000000000000
111111111100000000011111111110000000000000000000111111111000000000011111111111111111110
.
.
.
111111111111111111111111111110000000000000000000111111111000000000000000000000000000000
000000001111111111111111111100000000011111111110000000001111111111000000000000000000011
111111111111111111111111110000000000111111111111111111100000000001111111111111111111000
000000000000000000000000011111111110000000000000000000000000000000000000011111111111111
111110000000000000000000111111111111111111100000000000000000001111111111000000000000000
0000

Once basic correlation was working in simulation using the 9766-bit buffer size,
the logical next step was to move from 9766-bit-based framework to the more compact
and native C/A code 1023-bit framework. This compact form saves a great deal of FPGA
resources, resulting in a 9.5464-to-one reduction (because 9766/1023 = 9.5464) in
memory usage, regardless of what final form for the actual bits is implemented in the
synthesis.
In this native 1023-bit form, the location of BPSK phase switches is designated by
a "1" bit, and no change by the "0" bit. The phase switches assist later in the use of nonlevel-sensitive bit correlation. Thus, a section consisting of "...100101..." would signify a
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three-unit long pulse followed by a two-unit long pulse, where each "unit" is (1 / 1023) of
a millisecond, which is 977 ns.
To give a feel of this most compact form of C/A code representation, a full 1023bit representation of the actual Satellite 7 C/A code is now shown below, with the bold
font once again showing the second pulse "01" being twice as long as the first "1":
10111010100000000111011010111011000100101111001010
01101111011110101110010000101110110000100111011001
01101001010100111000111010010110010000100001011101
00000100010101111011101111100111100110000110111100
10011010100000101000000000001000000101001001111011
01111000010010101101110010010010101000000001111000
01110000101110110100001101100001000010001010011001
10001000100111111100000101000001000100001011011110
01110101010110001100010101010011111110001001110000
10000010101010000000011011110000001000001110011100
10010101111000011100101001001000111000110001010111
10101101011001111100111111110001011001000111100101
10001001101000110101100111100000000011101111110110
10100101111011110100100010111100111101100100010000
11100101011011101100100111101011000000000100000001
00100001001100011010111000101000010100010001001011
01101010010101001110100000011100110010100001110101
00101100000010101111000001111010101100010101010000
11001111101111111011000010110011100010101000111000
00110100111110010100000001100101100010111110100110
11010011000101010101101

As a matter of interest and comparison, the full 1023-bit representation of the
actual Satellite 20 C/A code is shown below:
00010101110100000000101111101101100100000110111101
01001110110110011101101011011000010111000010011110
11011000011111001111000000000100100110110001000111
10001100000001101110110000010010011110011101101101
10111110010001111111000100110000000111011100101111
00010100001011111110110010111001100100100110000001
10100010010110111101110110001011010110101101001110
10110101111100001101101110010100100111101111111101
10000011001000001111010110011110101010111100001101
00110010010010111011101000100000110010001110000000
01011001110001011110100101011000111110100000010000
11111010001010011001000001111011001111011011011101
00111011010010000111110011101001101111011000011110
01000100101111010110000010101100101100101000101011
11001110000000010110100010000000101100000001100001
00101010100010100100110111001001010111101110010111
01010111011001100010110111010110010011000010101000
00111011100110110101011010011001101101100011101011
10010111111000001000000101010100011110101011001001
00100010000111111001101011111010101011010111100110
00001100111011000011001
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It can be seen that the two C/A codes above are rather different, as was stated
earlier that C/A codes are pseudo-random numbers designed to be as orthogonal as
possible to facilitate distinguishing them from each other.
3.10.1 The XOR Function.

The actual comparison of the known good 1023-bit

representation of a C/A code for a given satellite versus the condensed 1023-bit buffer of
unknown incoming data can easily be performed by the XOR function. It was necessary
to have a "1" when both corresponding bits at a given index were the same (either both
"1" or else both "0"), so the NOT XOR logic was the final choice. This 1023-bit-wide
computation is performed with every new set of FFT results (every 102.4 ns), so that a
continual buffer of NOT XOR is available for summing to determine the current
correlation value. The sum is then performed by a binary tree adder, described next.

3.11 The Binary Tree Adder
3.11.1 Reasons for Using It.

As just mentioned, a new 1023-bit-wide buffer of

NOT XOR correlation bits is available with every new FFT output, i.e. every new bin 95,
which is every 102.4 ns. Thus a time maximum exists to perform the computation of the
correlation sum, which most optimally should be recalculated every 102.4 ns. Simply
using a 1023-bit loop and letting the VHDL compiler and synthesizer sort it all out
worked fine in simulation and obtained correct sums, but was not a satisfactory solution
for synthesis. A more directed approach is needed for such a situation. Therefore it was
decided that a sufficiently fast solution to this problem would be to use a multi-level
binary tree adder.
3.11.2 Design Specifics.

The number of bits being summed every 102.4 ns was

1023. These came from the 1023-bit correlation buffer created by performing a NOT
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XOR of the known-good 1023-bit C/A code of a given satellite versus the condensed
1023-bit incoming buffer being generated from the 9766-bit circular buffer which is
continuously updated and maintained by the rest of the system.
A 1023-bit entity (such as our correlation buffer) to be added in bit pairs needs the
following nine levels of adders: 512, 256, 128, 64, 32, 16, 8, 4, and 2. The binary tree
adder which was developed to perform the sum is now shown at a block level. As a frame
of reference, Figure 13 includes the two related 1023-bit buffers (one containing a known
C/A code, the other containing the incoming bit stream) as well as the NOT XOR
functionality to help clarify this portion of the system:

Figure 13: Binary Tree Adder

The synthesizable VHDL implementation of the adder itself is given at the end of
this paper in Appendix C.
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IV. Results
This thesis work was fundamentally a development project whose goal it was to
investigate the possible detection of GPS satellite C/A code correlation using broadband
receiver techniques implemented in VHDL. The final outcome can, in a nutshell, be
measured by the plot of the correlation versus SNR of the satellite of interest. In the
development of these initial algorithms, Satellite 7 was mainly used as the target.
However, selecting Satellite 7 was a somewhat arbitrary but perfectly reasonable choice,
actually begun by the initial Matlab modeling done by the AFRL scientists to investigate
the feasibility of this project. Given that, our research continued in the same vein, using
primarily Satellite 7, as was described throughout this thesis. However, Satellites 20 and
24 were also used, with similar encouraging results.
In order to obtain correct full-system results on a development project such as
this, all the components must be working correctly both independently and together. This
of course was done in stages, beginning with setting up of the development environment,
getting the original system to compile, developing correctly-functioning signal
generators, and obtaining and analyzing correct Monobit FFT outputs in the proper times.
Once these steps were done, developing and validation testing the phase detector, 9766to-1023-bit condenser, correlator, and binary tree adder each needed to be performed.
Having worked in industry for many years, the author has become a big believer
in developing quick (and possibly "disposable") prototypes to evaluate ideas and
potential solutions. Rather than elaborate on the various intermediate steps and partiallycorrect algorithms that were developed (and discarded) along the way toward the final
working versions, let us consider the following figure to encapsulate the results:
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Figure 14: Correlation vs SNR, GPS Satellite 7

Figure 14 shows what was hoped would be found -- a smooth curve as the SNR
degrades, beginning with excellent correlation, ending with poor correlation, stabilizing
to a final consistent level. In the plot, a low value means high correlation, with 0 being
perfect correlation, and 1023 being absolutely no correlation. It can be seen on the plot
that the correlation stayed nearly perfect until approximately -7dB, at which time it began
to deteriorate in a clean and fairly linear manner until a knee around -22 dB, finally
becoming asymptotic to a value of around 470, at which point it levels out. The result
was more or less expected because once a signal degrades to a point such that it becomes
a pulse transition with every new FFT set (i.e. with each new bin 95 pair), the best
correlation would be expected to approximate the percentage of pulses in a given C/A
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code (e.g. Satellite 7 has 480 pulses, Satellite 20 has 513, etc.) All are in the area of 500
pulses out of possibly of 1023 total chips.
It was also expected that as the SNR approached -12 dB, the correlation would
have greatly degraded, because of the well-established 6 dB/bit characteristic known to
exist in nature, and since the Monobit FFT input data format is two bits, this sets the
range to around -12 dB. The Figure 14 plot demonstrates this behavior fairly clearly.
The test setup used to obtain the data plotted in Figure 14 was created by
configuring the VHDL Test Bench tb_fft_8000.vhd to generate a 2,500,096-sample 1
msec Satellite 7 C/A code signal (fed in at the fs = 2.5 Ghz rate as described earlier) into
the Monobit FFT, and processing the FFT output in the STAGE2 block at the usual 102.4
ns rate as described earlier, comparing it to a clean 1023-bit representation of the Satellite
7 C/A code to determine the correlation. The 2,500,096-sample input Satellite 7 C/A code
used was given earlier (Chapter I, page 4) and is repeated here for reference:
2444 4888 2444 2443 4888 4888 21994 2444 2443 4888 2444 4887 4888 2444 2443 4888 2444 9775 7331 4888
2444 2444 2443 7332 4887 7332 2444 4887 2444 2444 2443 4888 2444 2444 2443 4888 4888 2443 2444 7332
12219 4887 2444 2444 4887 2444 12219 7331 2444 2444 4888 2443 7332 4887 2444 4888 7331 4888 4887 7332
2443 2444 9775 2444 2444 4888 7331 4888 2443 7332 12219 12219 4887 2444 2444 4887 14663 9775 4888 4888
2443 2444 2444 4887 2444 2444 4888 2443 2444 2444 2444 7331 2444 2444 2444 7331 2444 12219 2444 4887
2444 2444 2443 7332 7331 2444 4888 4887 14663 4888 29325 17107 4887 7332 7331 2444 2444 2443 4888 2444
4887 2444 2444 2444 12219 7331 4888 4887 2444 4888 2443 2444 7332 7331 7331 4888 4887 21995 2443 2444
2444 12219 2444 2444 12218 4888 2444 2444 4887 2444 4888 12219 2443 4888 2444 12219 12219 9775 4887 7332
2444 7331 2444 9775 9775 7331 2444 2444 2444 2444 2443 2444 14663 4888 14662 9776 12218 4888 2444 4887
2444 2444 2444 7331 2444 2444 4887 4888 4888 4887 2444 9775 2444 9775 4888 4887 4888 7331 2444 2444
2444 2443 2444 2444 9775 7331 2444 2444 12219 14663 4887 4888 4888 21994 2443 4888 2444 2444 2443 17107
14663 2444 2443 7332 2444 2443 7332 7331 4888 4887 2444 2444 2444 12219 2443 2444 7332 4887 7331 7332
9775 2444 2444 9775 2444 9775 4887 4888 2444 2444 2443 4888 4887 2444 4888 4887 2444 7332 2443 2444
2444 2444 7331 2444 2444 2444 2443 2444 2444 2444 9775 4887 2444 7332 9775 2444 2443 2444 7332 4887
2444 9775 7332 2443 4888 9775 2444 4887 4888 2444 7331 2444 2444 2444 24437 2444 2444 4888 2443 2444
2444 2444 2444 4887 2444 4888 4887 7332 4887 2444 2444 2444 4887 2444 2444 2443 4888 7331 9776 4887
2444 2444 2444 7331 2444 2444 2443 4888 2444 7331 9775 12219 2444 2444 7331 4888 4887 2444 4888 2444
2443 4888 2444 7331 7331 2444 2444 2444 4887 4888 2444 24438 19550 7331 12219 7332 2444 9775 2444 4887
4888 2444 2443 9775 4888 12219 4888 9775 9775 7331 4888 2444 4887 2444 4888 4887 7332 4887 4888 7331
2444 2444 4887 17107 2444 2443 7332 2444 7331 4888 12219 2443 2444 4888 4887 7332 4887 2444 17107 4887
4888 2444 2443 2444 14663 2444 2444 2443 4888 4888 4887 2444 9775 4888 4887 4888 12219 2444 7331 2444
2444 2443 2444 4888 2444 2443 2444 2444 2444 2443 4888 2444 12219 4887 2444 7332 2443 2444 9775 4888
4887 9776 2443 2444 14663 2444 4887 7332 2444 2443 2444 2444 7331 4888 19550 2444 7331 4888 2444 9775
4888 2443 2444 2444 2444 4887 7332 2443 4888 2444 4887 7332 2444 9775 4887 4888 4888 4887 2444 4887 96
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One full pass was performed for each desired configuration of noise added to the
C/A code being created by the Test Bench. The SNR values chosen for these plots were
0, -2, -4, -6, -8, -10, -12, -15, -20, -22, -25, -30, and -35 dB. For any given Test Bench
run, one SNR value is selected prior to executing that particular scenario. Selecting the
SNR, as well as specifying what desired C/A code is to be generated, is done in the Test
Bench CREATE_8_CA_CODE() process, included in Appendix C.
On the post-FFT end, in order to obtain meaningful correlation, the STAGE2
must obviously be looking for a C/A code that is present in the input stream. The 1023bit representation of Satellite 7's C/A code (from Chapter III page 40) used in STAGE2 to
determine the correlation values in Figure 14 is also repeated for convenience:
10111010100000000111011010111011000100101111001010
01101111011110101110010000101110110000100111011001
01101001010100111000111010010110010000100001011101
00000100010101111011101111100111100110000110111100
10011010100000101000000000001000000101001001111011
01111000010010101101110010010010101000000001111000
01110000101110110100001101100001000010001010011001
10001000100111111100000101000001000100001011011110
01110101010110001100010101010011111110001001110000
10000010101010000000011011110000001000001110011100
10010101111000011100101001001000111000110001010111
10101101011001111100111111110001011001000111100101
10001001101000110101100111100000000011101111110110
10100101111011110100100010111100111101100100010000
11100101011011101100100111101011000000000100000001
00100001001100011010111000101000010100010001001011
01101010010101001110100000011100110010100001110101
00101100000010101111000001111010101100010101010000
11001111101111111011000010110011100010101000111000
00110100111110010100000001100101100010111110100110
11010011000101010101101

By visually comparing the two above blocks of data, one can readily see that they
are different decimations of the same data stream. Accurately detecting this in the highspeed digital realm is the essence of finding GPS satellite C/A code correlation with a
broadband receiver using the Monobit FFT.
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To ensure that the VHDL code that was written for this thesis research and
development was not somehow favoring GPS Satellite 7, the correlation of the C/A codes
for Satellites 20 and 24 were tested against the same SNR values using the usual Cadence
simulation tools, and using the appropriate matching sets of 2,500,096-sample and 1023bit samples for the desired satellites. These tests both also resulted in similar excellent
findings, and the two plots are displayed next, Figures 15 and 16 -- Satellite 20 followed
by Satellite 24:

Figure 15: Correlation vs SNR, GPS Satellite 20

The same pattern in the plot for Satellite 7 is displayed in the above Figure 15 plot
of the data for Satellite 20.
Figure 16 below is the plot for Satellite 24 -- again, very similar, showing that the
system does accurately detect signals independent of which satellite is being sought, as
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long as the correct C/A code is present in the input bit stream. Thus it is shown that there
is no inherent data-oriented favoritism "wired-in" to the algorithms which were
developed:

Figure 16: Correlation vs SNR, GPS Satellite 24

Since all the VHDL was written to be data driven, this indicates that the C/A code
of any desired GPS satellite present in the input stream should ultimately be detectable
using broadband techniques.
Summing up the results, shown in Figure 17, the following composite plot shows
the correlations for Satellites 7, 20, and 24 computed when that particular satellite C/A
code was present in the input stream, plus the correlation for Satellite 7 when only the
C/A code for Satellite 20 was present.
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Figure 17: Composite of Satellites 7, 20, and 24

The light green nearly-horizontal line above shows the very typical correlation
that is found when a particular satellite is being searched for, but its particular C/A code
is not present in the input stream (in this case looking for a non-existent Satellite 7). The
other three graphs are nearly indistinguishable, displaying very high correlations as was
described previously, and shown on the three previous individual plots.
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V. Conclusions and Future Work
5.1 Conclusions
This research confirmed the AFRL simulations which indicated that perhaps the
Monobit FFT might be applicable to process GPS signals in a broadband receiver. A
reasonable foundation of simulation tools was developed to use as a means to evaluate
the ability of a broadband receiver EW to meaningfully process GPS signals. The key
development included the capacity to isolate the C/A code (unique satellite ID) waveform
of a given satellite. After developing the necessary VHDL modules, and running
simulations with various noise levels, it was seen that the Monobit FFT does appear to
have the capability (even with the 2-bit input sample format used in this thesis work) to
isolate and correlate a GPS satellite C/A code, which is phase modulated onto the GPS
L1 carrier frequency. Several different satellites were used in order to ensure that there
was no accidental favoring of a particular C/A code that had happened to be chosen as the
test data stream. The EW GPS work shows promise that broadband techniques can likely
be used to handle GPS signals, and can be considered to be a foundational work which
could be built upon in the future so that such broadband devices can ultimately be used
for GPS implementation.
Deliverables developed during this thesis work include the creation of a
reasonably user-friendly Unix development environment using Cadence VHDL
simulation tools, as well as the development of a VHDL Test Bench, several signal
generators and data loggers, a phase detector, a signal condenser, correlation modules,
plus various Matlab support tools. Most of these software entities that were developed are
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described in some detail in Chapter III of this thesis, and certain selected ones are
included in the appendix chapters.

5.2 Future Work
Future work should probably begin with a sample rate fs other than 2.5 Ghz-perhaps 2.56 Ghz, or better yet a sample rate that results in an N-bit buffer where N is
some reasonable multiple of 1023 (such as 8, 9, or 10 * 1023 yielding 8184, 9207, or
10230 respectively) rather than 9766 bits as was used here, because the native size of C/A
codes is 1023. Using a multiple of 1023 would make many of the digital interrelationships much cleaner, and would avoid things like the odd 9766 buffer size and the
9.5464 factor.
Calculating such a replacement sample rate on this basis is straight-forward and
can be done as follows. As an example, say it is decided to use 8 * 1023 = 8184 bits
(rather than the current 9766). Then one complete C/A code would contain 8184 * 256 =
2,095,104 samples, every millisecond. Using 1,095,104 samples then gives a sample rate
of 2.095104 Ghz.
Given such a new sample rate, the groundwork would be laid for perfecting the
phase detection algorithm which takes advantage of the built-in knowledge of the C/A
code pulse widths immediately, rather than later in the condensing stage (which would
then become much more straightforward). The associated condensing stage (e.g. 8184
bits to the final 1023 bits) might then be done as averages, for example. Various other
algorithms could be investigated as well. The new form of phase detection would very
likely have a more robust response to multiple satellites being present in the input stream.
The multiplexing of satellites could initially be modeled by creating a new signal
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generator that superimposes several C/A codes skewed in time at different amplitudes.
Once the algorithms are perfected on these signal-generated inputs, actual outside data
could be experimented with.
Alternative correlation algorithms could be explored. For example, a more
forgiving approach (if FPGA memory permits) might be to base correlation on the 9766bit level rather than the 1023-bit level. And rather than using an XOR-based comparison,
one might explore some sort of pulse-width comparison method.
Using a Monobit FFT implementation with more than the two bit input
configuration might be worth investigating, as a means to categorize the SNR response as
a function of FFT input sample granularity.
Eventually, post-processing could be done to keep track of the C/A code position
(index) to monitor the time domain position and the effects of Doppler on the receipt of
the C/A codes being monitored, and full blown development to support the concurrent
handling of multiple satellites can be done.
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Appendix A: Background VHDL Work
A.1 Setting Up the VHDL Development Environment
The initial Monobit FFT VHDL modules needed to be set up and maintained so
that change could be done in an orderly manner. The structure chosen was simple but
effective: the original modules were installed in a particular directory, where each would
remain until such time as it was deemed necessary to make changes to it, at which time a
copy of that particular file would be brought over into the working directory where it
would then be a candidate for whatever modifications were deemed necessary for the
project.
A Unix shell program run_ncsim was written which compiled each .vhd file, ran
ncelab on the project, then ran ncsim to execute the simulation of that state of the system.
Also, in order to minimize unnecessary data in log files, etc., sed was used to filter
unwanted information. See below for an example listing of run_ncsim:
#!/bin/csh
#
# Can use "run_ncsim 2>xxx" to capture output messages
source set_cadence_sim_env
set BASE = "../marty_tar_03052008/src"
#ncvhdl
#ncvhdl
#ncvhdl
#ncvhdl

-MESSAGES $BASE/unisim_VCOMP.vhd
-MESSAGES $BASE/unisim_VPKG.vhd
-V200X -MESSAGES $BASE/unisim_VITAL.vhd
-MESSAGES $BASE/functions.vhd

###ncvhdl -MESSAGES $BASE/conv.vhd
#ncvhdl -MESSAGES
./conv.vhd
###ncvhdl -MESSAGES $BASE/monobit_fft.vhd
#ncvhdl -MESSAGES
./monobit_fft.vhd
#ncvhdl -MESSAGES $BASE/fft_8000.vhd
#ncvhdl -MESSAGES ./my_package_try.vhd
###ncvhdl -MESSAGES $BASE/stages.vhd
ncvhdl -MESSAGES
./stages.vhd
###ncvhdl -MESSAGES $BASE/tb_fft_8000.vhd
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ncvhdl -MESSAGES

./tb_fft_8000.vhd

ncelab CFG_TB -access rwc
ncsim
|
|
|
|
myrm
myrm
myrm
myrm
myrm
myrm
myrm
myrm
myrm
myrm

-NEVERWARN CFG_TB \
sed /"ASSERT\/WARNING"/d \
sed /"Built-in function result set to 'X' due"/d \
sed /"Built-in relational argument contains a"/d \
sed /"Built-in conversion function argument contains"/d
stage2_simin.txt
stage3_simout.txt
stage2_simout.txt
stage1_simout.txt
stage4_simout.txt
f_data.txt
adc.txt
ft_input_data.txt
stages_simout.txt
ncsim.log

This shell program (run_ncsim) was modified whenever needed to point to the
desired program whenever a .vhd was brought from the repository to the working
directory where changes were made to one of the initial Monobit FFT VHDL modules.
Also, when working only on stages.vhd and tb_fft_8000.vhd, the other unchanged .vhd
routines would be commented out so as to not waste time recompiled unchanged code.
Examples of this above include $BASE/unisim_VPKG.vhd (which still resides in the
unchanged repository), and ./my_package_try.vhd (which resides in the working
directory). The myrm program is a shell routine that removes file(s) without prompting
for assurance.
Thanks to the remote shell "SSH Secure Shell Client" and the remote file transfer
program "SSH Secure File Transfer Client," all the simulation development and testing
was performed remotely.
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A.2 VHDL Support Modules and Preliminary Changes
A.2.1 Changes to conv.vhd.

Additions were made to accommodate the new

9766-bit C/A code circular buffer. Also, changes were made to support changing the
Monobit FFT to have signed integers, as the sign is definitely necessary for determining
the phase of the FFT output, because the nature of the arctangent function is very
quadrant-sensitive.
A.2.2 Changes to fft_8000.vhd.

This wrapper was modified so as to be able to

bring out the resultant 10-bit C/A code values, and their future 10-bit positions.
A.2.3 Changes to stages.vhd

The stages.vhd file contains the VHDL source for

the post-Monobit FFT processing. For the purposes of this research, the existing stages 2,
3, and 4 were eliminated. The major new development was done in what originally was
stage 2; since the nature of this processing was so different, this is essentially a brand
new plug-and-play stage 2.
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A.3 VHDL Support Modules and Preliminary Changes
A.3.1 Creating a VHDL Test Bench.

In order to begin simulations, a VHDL

Test Bench was needed. This is a construction that instantiates various components, and
feeds data into them much the same as the actual hardware would, although this is done
in the realm of simulation software. The Test Bench has various concurrent processes that
"run and these are designed by the test engineer writing the test bench. Also available for
use is the inclusion of "handles" for file I/O, either for reading as input data, or writing as
output data. These are standard VHDL constructions used in simulations, made available
via the VHDL textio library.
In the case of the Monobit FFT Test Bench, an important process is the main
system clock process. It simulates the sample clock fs (2.5 Ghz) with a 50% duty cycle
clock. The clock signal is also buffered and converted to the desired levels via the
lvds_33 package. There is also a concurrent process that generates a signal that
increments by eight (8) each time a new mini-block of 8 values is needed by the FFT, as
well as a process which copies the present block of eight 2-bit FFT input values to the
LVDS for passing on deeper into the system. This operating block of eight 2-bit samples
corresponds to the output of the first demultiplex hardware block. Given that the overall
system sample rate was 2.5 Ghz (Ts = 0.40 ns) for each new incoming 2-bit sample, the
timing of this block is 8 * 0.4 ns = 3.2 ns, or a frequency of 312.5 Mhz for every new
block of eight 2-bit input samples.
The Test Bench also ultimately contained data loggers and signal generators,
which were developed throughout the course of this project. All these are described
below in more detail. The composition of the Test Bench is completed by the actual Test
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Bench process itself, which essentially initializes key simulation variables, waits for
clock signals to stabilize, and goes into a loop of the desired time length, such as will
provide the amount of data that is wanted for the particular simulation run being invoked.
This time control was made possible by modifying a particular variable in the Test Bench
itself, just before entering the main loop. This variable was defined in terms of the
desired number of input sample points, so that there could be a fairly exact correlation
between the desired number of output sets of 128 complex pairs and the length of the
particular simulation run specified. This was achieved by having the main Test Bench
loop count actual clock pulse rising edges until it had achieved the number requested just
before the main loop was entered. This proved to be a much better way to go than the
original method of trying to find a combination of nested loop counters which ran of
some rather arbitrary count of abstract simulation timings, which does not lend itself to
accurate control of tests, and can easily waste both real and computer time.
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A.4 Creating VHDL Data Loggers
A.4.1 The Need for Them.

There was clearly a need for robust logging of data,

in order to ensure both what was actually going in to the FFT, and to see what was
coming out of it. Several versions were developed, and eventually the most useful form
was deemed to be a record of a combination of the XIN_R buffer (the set of 256 2-bit
numbers going in to the FFT) followed by the corresponding XOUT_R,XOUT_I buffer
(the set of 128 7-bit-plus-sign complex pairs), followed by the Mag_squared (a calculated
entity of the corresponding 128 complex pairs, simply the sum of the Re*Re + Im*Im,
without bothering to take the square root). Representations of these occur in simulation
every 102.4 ns of simulation time, and each set of 256 FFT inputs and each
corresponding set of 128 complex FFT output pairs is potentially of value in the analysis
of the performance of the Monobit FFT. An excerpt of this particular data logging, taken
directly from the output data log file "jef2.txt" is given next:
COUNT_S2=40
XIN_R=[ 0 3 0 2 3 0 3 2 0 3 0 1 3 0 2 2 0 3 1 1 3 0 2 3 0 3 1 0 3 0 1 3
0 3 2 0 3 1 1 3 0 2 2 0 3 1 0 3 0 2 3 0 3 2 0 3 0 1 3 0 2 2 0 3
1 1 3 0 2 3 0 3 1 0 3 0 2 3 0 3 2 0 3 0 1 3 0 2 2 0 3 1 1 3 0 2
3 0 3 1 0 3 0 1 3 0 3 2 0 3 1 1 3 0 2 2 0 3 1 0 3 0 2 3 0 3 2 0
3 0 1 3 0 2 2 0 3 1 1 3 0 2 3 0 3 1 0 3 0 1 3 0 3 2 0 3 0 1 3 0
2 2 0 3 1 0 3 0 2 3 0 3 1 0 3 0 1 3 0 3 2 0 3 1 1 3 0 2 2 0 3 1
0 3 0 2 3 0 3 2 0 3 0 1 3 0 2 2 0 3 1 1 3 0 2 3 0 3 1 0 3 0 1 3
0 3 2 0 3 0 1 3 0 2 2 0 3 1 0 3 0 2 3 0 3 1 0 3 0 1 3 0 3 2 0 3
];
FFT_Results(), COUNT_S2=40, set=5
(XOUT_R,XOUT_I)=[
0,-96 0,0 -1,-1 0,-1 0,1 0,-1 0,0 -1,0 0,0 1,-1 1,-1 2,1 0,-2 -1,-2 -1,-1 1,2
-1,0 -1,2 0,-2 -1,-1 0,-1 -2,1 0,-1 -1,-1 0,-1 1,-3 2,-3 0,-2 -4,3 -2,1 1,-2 2,-2
-4,3 -12,10 5,-5 1,-1 2,-2 -2,1 1,-2 -1,0 0,0 1,-2 1,-2 -1,0 -2,1 -1,0 -1,-1 0,1
-1,0 -3,1 0,0 0,0 1,-1 -1,2 -2,-2 2,2 0,-1 0,-1 0,-1 -1,-1 -2,0 -1,0 -2,-1 3,1
0,1 0,0 -1,1 0,1 0,0 -1,-1 -1,-1 1,0 0,0 2,0 1,1 0,6 -2,-1 -1,-1 -1,-1 1,2
-1,2 -1,2 0,0 -1,1 -1,-1 0,3 0,-4 0,6 0,2 0,1 0,3 0,14 -1,5 0,9 0,20 -2,-36
0,-11 1,-3 -1,-3 -1,-11 0,-4 0,-4 0,3 0,-6 0,-1 -1,1 0,-3 0,-7 0,1 -1,1 0,2 -1,-3
0,-1 2,-2 -1,0 -1,-1 2,-3 -3,-3 1,1 0,-4 0,-1 1,-1 1,0 0,0 -1,0 -1,1 -1,2 1,-3
];
Mag_Squared=[ 9216 0 2 1 1 1 0 1 0 2 2 5 4 5 2 5
1 5 4 2 1 5 1 2 1 10 13 4 25 5 5 8
25 244 50 2 8 5 5 1 0 5 5 1 5 1 2 1
1 10 0 0 2 5 8 8 1 1 1 2 4 1 5 10
1 0 2 1 0 2 2 1 0 4 2 36 5 2 2 5
5 5 0 2 2 9 16 36 4 1 9 196 26 81 400 1300
121 10 10 122 16 16 9 36 1 2 9 49 1 2 4 10
1 8 1 2 13 18 2 16 1 2 1 0 1 2 5 10
];
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row=0
row=1
row=2
row=3
row=4
row=5
row=6
row=7

This excerpt is a slightly edited sample of the data from the 6th set (set=5, starting
at 0) of FFT results. The field COUNT_S2 is the main clock signal used in the Stage 2
portion where the C/A code processing is done; it increments by 8 with every new FFT
set. One might wonder why the form is as shown. The output is formatted as it is to make
it as easy as possible to either do post-processing using Unix tools such as awk, sed, etc.,
and/or some of the buffers are in exact form that can be directly cut-and-pasted into
Matlab for data analysis. When working on complex issues, it is usually worth spending a
little extra time formatting the data loggers to facilitate analysis, since a little time up
front usually saves much time later in such a situation.
The above "jef2.txt" excerpt is of the input and output of the L1 GPS signal
frequency sine, with no noise added. This makes visual examination of the log data
relatively simple, which seemed most appropriate for this thesis explanation. For
example, it has already been stated that the FFT input data size is 2 bits; one can readily
see that the XIN_R buffer data ranges from 0 to 3 (00 to 11 in binary). Also, it has been
stated that the L1 signal falls in bin 95 (beginning at 0, so the 96th bin). This value is the
1300 emboldened in the 3rd last line of Mag_squared above. It is as it should be, since
the FFT should only have found a DC value (bin 0) and a substantial value in bin 95 (the
1300 already mentioned). This validates that the Monobit FFT is working correctly.
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A.5 Creating VHDL Custom Signal Generatorss
A.5.1 The Need for Them.

There was very definitely a need for creating a

means to input very well known signals into the Monobit FFT block in order to determine
if the overall system functionality was acceptable.
A.5.2 Data Format -- Input to the Monobit FFT.

In creating an input signal to

feed the Monobit FFT, it is necessary to know what the input range is. Earlier it was
stated that the Monobit FFT operates on 256 2-bit samples. Thus, all signals to be fed into
the Monobit must conform to this range.
As an example, see the figure below. It shows how a clean (no noise) sinusoid
signal would be broken up into the four ranges specified by the two bits 00 to 11.

Figure 18: Monobit Input Range Mapping

Say, for example, using the figure just presented, that an analog sample was
actually -0.481 V; this would be mapped to the "01" space. Or perhaps a sample was
+0.877 V; this would become a "11" value.

60

The figure below shows how a more realistic noisy sinusoid would be broken into
the allowable FFT input range of 00 to 11.

Figure 19: Monobit Input Range Mapping, Noisy

Regardless of how noisy the signal being mapped into two bits may or may not
be, the lowest value becomes the "floor" value of "00" and the highest value becomes the
"ceiling" value of "11". Care must be taken in order to prevent clipping and distortion of
the input signal when converting it into this decimated form.
Applying these ideas to the creation of an actual signal with adjustable noise
level, please see the figure below. It represents a two-component sine + noise signal
being created, i.e.

A * sin(wt) + B * noise(t)
This is described below, and a form is designed to be used in VHDL for use by
signal generator modules. The need was to be able to control the sinusoid and noise levels
in an interrelated way such that the full-scale sum of the two components is a known
value (in our case, 2 was chosen, using a full-scale sinusoid of amplitude +/-1) which can
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then be partitioned into one of four binary levels (or two bits: 00, 01, 10, 11 as previously
touched upon) for subsequent feeding into the Monobit FFT so that neither clipping nor
under-scaling (scaling all meaningful signals too low so that real data is lost in noise).

Figure 20: Mapping the Sine + Noise Signal

It was desired to be able to independently control the amplitude (A) of the
sinusoid and the noise ceiling parameter (B) as shown in the above figure. This gives the
capability, by changing the value of A and B in the VHDL representations (in the VHDL
Test Bench), the desired signal can be created and fed into the Monobit FFT.
As an example, suppose we wish to create a sinusoid + noise with signal to noise
ratio (SNR) = -12 dB. Then from the above diagram, signal to noise = A/B = -12 dB,
which is 10 -12/20 = 0.25, so A/B = 0.25, so B = 4*A.
Using the above diagram, A + A + B = 2, or 2*A + B = 2. Substituting B = 4*A
gives 2*A + 4*A = 2, so A = 0.333, and B = 4*A = 1.333, for SNR = -12 dB. (It should
be noted that response will fall off quickly around -12 dB because of the well understood
digital characteristic of 6 dB/bit, with our FFT input being only 2 bits, gives 12 dB.)
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A list of all the SNR values used at various times during this research, and the A
and B values used to obtain them, follows:

=========================
SNR(dB)
A
B
=========================
INF
1.000
0.000
+8
0.834
0.332
+6
0.800
0.401
+4
0.760
0.480
+2
0.716
0.569
0
0.667
0.667
-2
0.613
0.773
-4
0.558
0.884
-6
0.501
1.000
-8
0.443
1.114
-10
0.387
1.225
-12
0.333
1.333
-15
0.262
1.476
-20
0.167
1.666
-22
0.137
1.726
-25
0.101
1.798
-30
0.060
1.881
-35
0.034
1.933

A.5.3 The CREATE_8_SINE_NOISE( ) Generator.

It was mentioned in the

VHDL Data Loggers section that a pure sinusoid signal generator with specifiable noise
component was desired so that it could be verified that the Monobit FFT was being fed
the correct manner of blocks of input data at the correct times and that the output was
responding as expected. There were several ways to approach such a need. One way
would be to create a data set in Matlab (or C) in the form of a text file, and then read that
file in to the Test Bench via a yet-to-be-written process using the VHDL textio libraries,
then parse said data into the XIN_R buffers at the appropriate times for use by the
Monobit FFT. This would certainly work, but it had the overhead of having to statically
create, and maintain, various data files containing representations for each of the desired
signals to be generated. It was therefore decided that a much more direct solution would
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be to write an actual signal generator in VHDL, resident in the Test Bench itself, and
control it from within, and feed the data more naturally into the XIN_R buffer.
This VHDL program basically works on the premise that sin(wt) = sin(2*pi*F*t),
where t can be represented as kT, where k = 0, 1, 2, ... and where T is the inverse of the
sample rate, in this case 1 / 2.5 Ghz, so Ts = 0.4 ns. The FFT needs 256 2-bit input
samples every 102.4 ns, and a total of 9766 blocks of these 256-sample sets gives one
msec, the same time period as a GPS Satellite C/A code. This signal generator was used
to verify the performance of the Monobit FFT in general, ensuring that the known input
signal ends up in the appropriate FFT bin of the 128 complex pair Monobit FFT output.
This program, CREATE_8_SINE_NOISE( ), is shown in Appendix C.
A.5.4 The CREATE_8_SQUARE_NOISE( ) Generator.

The next logical

signal generator needed was a C/A code square wave generator with specifiable noise
component that could be set to create BPSK pulse trains of various frequencies (pulse
widths in samples), so that the edge detection algorithm could be perfected. Given that
the Monobit FFT was working correctly, and that the model within the VHDL Test
Bench was working correctly to properly feed the 9766 sets of 256 2-bit samples into the
FFT (one set every 102.4 ns), the next step in this research project was to get the C/A
code edge (transition between A/C code pulse levels) detection working. This is critical
to be able to accurately detect the transitions of the C/A pulse train if the 1023-bit
satellite ID's are to be discerned. Originally a signal generator was designed that created
variable width pulses, but it was realized that until the edge detection algorithm was
perfect, there was no point in introducing the variation of pulse width to the mix. (That
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signal generator will be described in the next section). Thus the need for and creation of
the simple square wave generator.
This easily controllable square wave generator enabled the investigation of pulse
trains of various width pulses, which made it much easier to determine how well the FFT
performed, exactly how many pulses should be coming out of the FFT, and their widths.
This also set the stage to very carefully investigate the accuracy of the phase values
coming through the Monobit FFT, without fighting the unnecessary added complication
of variable width pulses, while trying to perfect this part of the system. Specifying a
different width of pulse and then re-running the simulation enabled the determination of
the actual functional minimum width of pulse that can be phase detected with this
implementation of the Monobit FFT. It was found that the phase would re-synchronize,
following a BPSK phase inversion, within two (2) sets of 102.4 ns FFT runs.
This square wave generator also has a programmable noise component similar to
the sine wave module, and is shown in Appendix C.
A.5.5 The CREATE_8_CA_CODE( ) Generator.

The next logical thing to

develop in VHDL was a C/A code generator with specifiable noise component. This was
designed to actually generate true C/A codes and modulate them as BPSK. In purest
form, a GPS C/A code is simply a variable number of pulses, each pulse potentially
having a variable number of bits of the same level, which level inverts when a transition
is made from pulse to pulse. Thus, this signal generator was written in this manner to
support both "homemade" C/A code pulse trains and actual ones sent by real-world GPS
satellites. It takes as its control a predefined constant, which is defined in the VHDL
process as a set of integers which are the description of how many pulses there are, and
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how long (in samples) each is before the bit level inverts. This is done in the usual blocks
of eight (8) at a time, and fed into the Monobit XIN_R input buffer at the appropriate
frequency so that Monobit FFT can run on a pure (or noisy, as desired) C/A code.
This signal generator is understandably more complex to implement in VHDL but
is built on a similar architecture to the pure square wave generator described previously.
It also uses a similar noise component as the sine and square wave generators.
An example of the data structure that feeds this VHDL process is:
constant CA_pulses : integer := 7;
type CA_ARRAY is array (0 to CA_pulses-1) of integer;
constant CA_samps : CA_ARRAY := (13, 17, 11, 19, 259, 33, 2499744);

To accurately define a C/A code, the CA_samps values should all sum to the
usual one millisecond value of 2,500,096 described earlier.
A listing of this signal generator VHDL code, CREATE_8_CA_CODE( ), is
given in Appendix C.
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A.6 Changing the Monobit FFT to Support Signed Number Output
A.6.1 Why.

The Monobit FFT implementation, as delivered initially, had an

output that was a 7-bit unsigned integer. As mentioned earlier, phase detection is key in
determining C/A codes. Phase detection is done using arctangent, which requires the sign
of the values in order to determine which quadrant in which to declare the angle.
Therefore, the Monobit FFT output was changed to 7-bit-plus-sign, for a total of eight (8)
bits. This was carried through into all the relevant modules through the use of changing
the conv.vhd module.
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A.7 Three-Way Matlab FFT Comparisons
A.7.1 Why.

It was decided that it would be of value to compare the actual

Monobit FFT output with the AFRL Matlab model of the Monobit, and also with the
standard Matlab FFT, against the same data. This required converting the AFRL Matlab
data into the format needed by the Monobit FFT (range 0 to 3), storing this data set in a
file, and getting the file over to Unix for access by the VHDL Test Bench. It also
mandated developing a VHDL means to read this data file in, and parse it in the 256sample blocks for the Monobit FFT. Also, a means was also necessary to collect all the
Monobit FFT output bin 95 values, and convert them to their analogous bin 161 form
(since the VHDL runs in the first Nyquist band but the AFRL Matlab programs ran in the
second). Then some Matlab code was needed to load in this Monobit FFT data into the
appropriate area and fork it back into the existing AFRL Matlab code so that the same
frequency domain cross-correlation code would be run, not knowing or caring where the
data came from.
The first part - converting the AFRL Matlab data to the range 0 to 3 - was done in
Matlab. A file was created containing enough points (2,500,096) to satisfy the necessary
1 msec of data describing a C/A code.
The second part - loading the data file just described into the VHDL Test Bench
at the appropriate rate (blocks of 256 samples), was developed using the VHDL textio
libraries along with careful counting and loading the data samples into the XIN_R buffers
which are then used by the Monobit FFT.
The third part - capturing the relevant FFT output data and sending it back to
Matlab for further processing, also used the VHDL textio package. This was done in
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Stage 2 of the stages.vhd file, and switching in the textio usage with "pragma
synthesis_off" and "pragma synthesis_on." The Unix files created by the VHDL process
logging the FFT output data were then hand-edited (vi, sed, etc) to format it as needed.
A.7.2 The Matlab Model of the 256-Point Monobit FFT.

The initial study

done by the AFRL had modeled the Monobit FFT in Matlab. It computes the Monobit
kernel function of channel 161, in the second Nyquist band. See the code snippet below:
wn=4/256;
ss=exp(-j*round(wn*[0:255]*161)*pi/2); % Monobit Kernel, chan 161
for ii=1:n3;
% General n3 (9766) of bin 161
x=s((ii-1)*n1+1:ii*n1);
s_fil(ii)=sum(x'.*ss);
end

The variable filled and used further on in the AFRL-provided Matlab program is
s_fil. It is a 9766-element vector containing the FFT output of the desired bin. The
resulting plot of this version of the frequency domain cross correlation in Matlab, using
the 256-point Matlab model of the Monobit FFT is given in the figure below:

Figure 21: Matlab Model of Monobit FFT, Satellite 7
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This correctly shows a spike representing the C/A code of Satellite 7 which was
embedded in the signal data.
A.7.3 The Matlab Standard FFT.

Using the same form, and again filling the

same s_fil vector so that the subsequent frequency domain cross correlation code can run
identically, substituting the standard Matlab FFT for the Matlab model Monobit FFT, the
following code snippet performs this function:

for ii=1:n3;
d = s((ii-1)*n1+1:ii*n1);
df = fft(d);
s_fil(ii) = df(162);
end

% 256-point FFT
% Need bin 162 (rather than 161)

This piece of code works by running the FFT on blocks of 256 as expected; the
first block is 1:256, the second is 257:512, ..., the final is 2499841:2500096. Again, this
code populates the s_fil vector with 9766 values to pass onward to the subsequent Matlab
frequency domain cross correlation code, which is shown below:

Figure 22: Matlab FFT, Satellite 7
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This also shows the expected spike representing the C/A code for Satellite 7,
embedded in the input data. One would expect this to be at least as good as the previous,
since this uses the Matlab FFT which has no excessive built-in error tendencies due to
data truncation, etc.
A.7.4 The Actual Monobit FFT.

Following this pattern, it was needful to bring

in the post-processed actual Monobit FFT output that ran on the identical (albeit
formatted specially to satisfy the two-bit input requirement) set of 2,500,096 input points.
This was done by creating a .txt file from the usual jef2.txt log file described earlier. This
particular operation is the reason for the "row=5" addendum on the (XOUT_R,XOUT_I)
output lines. This particular token marks the FFT output lines corresponding to the FFT
bin 95 which corresponds to the L1 frequency. The actual complex pair corresponding to
bin 95 is isolated using the Unix awk command as follows:

$ fgrep row=5 jef2.txt | awk '{print $16}' > bin95.txt

Then via a series of hand-edit using Unix vi, the bin95.txt file was put into the
complex pair format needed by the Matlab program which was going to read it in. This
final format of bin95.txt is (following is a sample excerpt):
.
.
.
-16 -4
-15 5
-6 -7
-13 29
-1 -20
6 18
-16 -25
11 24
-18 -0
4 12
.
.
.
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The Monobit FFT bin 95 needed to be converted to the Matlab realm bin 161,
which is done by taking the complex conjugate. It was decided to do this in Matlab
rather than in VHDL so that adjustments could more easily be made, since the Cadence
simulation for a full 1 msec C/A code takes 10-15 minutes to run. Below is this snippet of
the Matlab software that reads in the 9766-pair of Monobit FFT bin 95 results.

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% NOTE: must convert MB bin 95 (A+jB) to Matlab bin 161 (A-jB)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
clear m0 m1;
fid2 = fopen('bin95.txt', 'rt'); % bin95.txt = A1,B1 A2,B2 ...
m0 = fscanf(fid2, '%d,%d'); % m0=[ A1 B1 A2 B2 ... A9766 B9766 ]
fclose(fid2);
jj = 1;
for ii = 1:2:length(m0)
s_fil(jj) = complex(m0(ii+0), -m0(ii+1));
% A+jB -> A-jB
jj = jj + 1;
end

The Monobit FFT output file "bin95.txt" is in the form of exactly 9766 complex
pairs, A1,B1 A2,B2, A3,B3, ... , A9766,B9766. The complex conjugate conversion
A+jB -> A-jB is also shown above. They are read in as pairs and converted to complex

variables for use by the Matlab program. As in the other two scenarios, the s_fil vector is
filled with 9766 points, this time the 9766 complex pairs from the Monobit FFT file, and
then fed onward to the frequency domain cross correlation code. See below for a Matlab
plot of the frequency domain cross correlation of this configuration, using the actual 256point Monobit FFT output data as the Matlab program input data:
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Figure 23: Monobit FFT, Satellite 7

This plot shows more noise, which is to be expected when it is realized that the
input signal has been compressed down to only two bits (as opposed to using real or
floating point numbers, for example). Using more bits for the FFT input data would
probably be a worthy thing to experiment with, as future work.
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Appendix B: Selected Matlab Source Code Modules
A subset of the Matlab source code modules developed during this thesis work are
included here in Appendix B as a means of reference for those who might desire to see
some of the technical details.
B.1 9766->1023 Condenser
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% jef 5.29.2008 For condensing CA_Bits[9766] -> CA_1023[]
% (Corresponds to Thesis Section 3.12.1)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
d954 = 9766 / 1023;
% d9 = 9.5464
fname = 'condense_1023.txt';
fid1 = fopen(fname, 'w');
pf = 0;
for i = 0:1022
x = i * d954;
f = floor(x);
c = ceil(x);
fprintf(fid1, '%4d
pf = f;
end
fclose(fid1);

%4.2f

%d,%d
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(%d)\r\n', i, x, f, c, f-pf);

B.2 C/A Code Pulse Width Counter Subroutine
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Subroutine, Count how wide (how many samples) each pulse is.
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
function widths = JefCAcodePulses(ca);
j = 1;
% Running index in widths()
wid = -1;
% Right starting val for correct sum
totWid = 0;
prev = ca(1);
% Right starting point
for i=1:length(ca)
curr = ca(i);
% Current value
if prev == curr
wid = wid + 1;
else
% Found an edge
widths(j) = wid + 1;
j = j + 1;
wid = 0;
end
prev = curr;
% For next pass compare
end
if wid > 0
% Remainder of samples of final pulse
widths(j) = wid + 1;
end
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B.3 C/A Code Maker
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% C/A Code Maker, for 2,500,096 & 9766 & 1023 decimations (jef_ca71f.m)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
clear all
close all
fs=2.5e9;
ts=1/fs;
fo=1.57542e9-1433; %1433 is satellite Doppler
tim=1e-3;
n1=256;
n2=fs*tim; % 1ms of data
n3=ceil(n2/n1);
n4=n1*n3;
% n4 = 256*9766 = 2500096
ca = digold2(n4, fs, 0, 0, 7);
% Coarse Acquisition C/A
PW = JefCAcodePulses(ca);
decimation = n1;
% n1=256
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Make 1023-bit buffer of CA Code transitions
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
jj = 1;
for ii=1:length(PW)
tmp = PW(ii) - 2444;
while tmp > 0
tmp = tmp - 2444;
V1023(jj) = 0;
jj = jj + 1;
end
V1023(jj) = 1;
jj = jj + 1;
end
ca_xx = ca(1:decimation:length_ca);
ca_xx_Pulses = JefCAcodePulses(ca_xx);
fname = 'ca71f.txt';
jefSaveVector(PW, fname, 'a', 're', 10);
jefSaveVector(V1023, fname, 'a', 're', 50);
jefSaveVector(ca_xx_Pulses, fname, 'a', 're', 10);

% Orig PW C/A code
% 1023-bit version
% 9766-bit

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Also generate pure 1/0 version
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
fid1 = fopen(fname, 'a');
totwid = 0;
col = 0;
hilo = 1;
fprintf(fid1, '\nca_xx bits, for stages.vhd->CORR_SAT_7():\n\n');
for i=1:length(ca_xx_Pulses)
w = ca_xx_Pulses(i);
fprintf(fid1, '"');
for j=1:w
fprintf(fid1, '%d', hilo);
totwid = totwid + 1;
end
fprintf(fid1, '" &\n');
if hilo == 1 hilo = 0; else hilo = 1; end
end
fprintf(fid1, '\n totwid=%d', totwid);
totwid
fclose(fid1);
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B.4 Plot Correlation vs SNR
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Plots Correlation vs (neg)SNR
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
corr_Sat7 =
corr_Sat20=
corr_Sat24=
snr
=

[1017 1017 1017 1016 1007 971 908 808 634 587 562 561 560];
[1021 1021 1021 1019 1012 974 925 838 666 617 563 560 561];
[1020 1020 1020 1018 1004 968 911 822 664 598 557 561 553];
[
0
2
4
6
8 10 12 15 20 22 25 30 35];

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Pick ONE of corr_Sat7 or Sat20 or Sat24
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%corr_Sat = corr_Sat7;
%corr_Sat = corr_Sat20;
corr_Sat = corr_Sat24;
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% 6.6.2008 reverse (use -SNR, nicer plot)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
corr_Sat = 1023 - corr_Sat;

% Take inverse

%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Plot corr vs SNR
%%%%%%%%%%%%%%%%%%%%%%%%%%%%
subplot(1, 1, 1);
stem(snr, corr_Sat); grid on; xlabel('(-)SNR'); ylabel('Corr Value');
suptitle('MONOBIT FFT SATELLITE C/A CODE CORRELATION');
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Appendix C: Selected VHDL Source Code Modules
A subset of the VHDL source code modules developed during this thesis work are
included here in Appendix C as a means of reference for those who might desire to see
some of the technical details.
C.1 CREATE_8_SINE_NOISE( ) Test Bench Process
------------------------------------------------------------------------------- Process : Create Next Block of 8 FFT Inputs, Sine + Noise
-----------------------------------------------------------------------------CREATE_8_SINE_NOISE : process(SIG_N)
constant sign : real := 1.0;
constant Fs : real := 2.5e9;
-- Sample Freq in Hz
constant F_L1 : real := 1.57542e9;
-- L1 Freq in Hz
constant Cs : real := (F_L1) / Fs;
-- Fo/Fs for sine index
variable obuf : line;
variable seed_1, seed_2 : integer;
variable hit, bc, pd : integer;
variable v, x, r_rand : real;
variable S_VECTOR : TYPE_VECTOR_ARRAY;
variable aa : AMP;
begin
------------------------ Choose ONE Amp_xxx
----------------------aa := Amp_Pure;
-- No noise, pure signal
-aa := Amp_0dB;
-- S/N =
0 dB
-aa := Amp_neg8dB;
-- S/N = -8 dB
-aa := Amp_neg12dB;
-- S/N = -12 dB
-aa := Amp_neg15dB;
-- S/N = -15 dB
-aa := Amp_neg20dB;
-- S/N = -20 dB
seed_1 := SigSeed_1;
seed_2 := SigSeed_2;
if SIG_N = 0 then
hit := 0;
bc := 0;
pd := 0;
end if;

-- for UNIFORM()
-- for UNIFORM()
-- Initialize key vars for Synthesis

-------------------------------------------------------- Loop, create next BLOCKSIZE (e.g. 8) 2-bit words
------------------------------------------------------for k in 0 to (BLOCKSIZE-1) loop
UNIFORM(seed_1, seed_2, r_rand);
x := TWO_PI * real(pd) * Cs;
-- next sin() index
pd := pd + 1;
-- pd = variable for PointsDone
v := aa.L1 * sign * sin(x) + aa.N * r_rand;
-- Signal + Noise
--------------------------------------- Convert to 2-bit rep for FFT input
-------------------------------------if v >= 0.5 then
S_VECTOR(k) := "11";
elsif v >= 0.0 then
S_VECTOR(k) := "10";
elsif v >= -0.5 then
S_VECTOR(k) := "01";
else
S_VECTOR(k) := "00";
end if;
INPUT(k) <= S_VECTOR(k);
-- Send to rest of system
end loop;
PointsDone <= pd;

-- Signal to Test Bench
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bc := bc + 1;

-- Running BlockCount tot
-- (sets of 8 per block)
BlockCount <= bc;
-- Signal to other procs
SigSeed_1 <= seed_1;
-- Keep running value going
SigSeed_2 <= seed_2;
-- Keep running value going
hit := hit + 1;
-- Goes 0->31, repeat
if hit >= 32 then
-- Full 8x32=256-word block is ready
hit := 0;
-- Reset for next 256-word cycle
write(obuf, string'("REFRESH, S/N = "));
-- Info for log file
write(obuf, aa.title(0));
-- e.g. '-'
write(obuf, aa.title(1));
-- e.g. '1'
write(obuf, aa.title(2));
-- e.g. '5'
write(obuf, string'(" dB, BlockCount="));
write(obuf, bc);
-- Using var, not sig
write(obuf, string'(", PointsDone="));
write(obuf, pd);
-- Using var, not sig
writeline(JEF_LOG, obuf);
end if;
end process;
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C.2 CREATE_8_SQUARE_NOISE( ) Test Bench Process
------------------------------------------------------------------------------- Process : Create Square Wave C/A Code of 8 FFT Inputs, Sine + Noise
-----------------------------------------------------------------------------CREATE_8_CA_CODE_SQUARE_WAVE : process(SIG_N)
constant Fs : real := 2.5e9;
-- Sample Freq in Hz
constant F_L1 : real := 1.57542e9;
-- L1 Freq in Hz
constant Cs : real := (F_L1) / Fs;
-- Fo/Fs for sine index
constant Phase_x : real := 0.0;
-- If desired, for sin(), radians
variable obuf : line;
variable seed_1, seed_2 : integer;
variable hit, bc, pd, fft_points : integer;
variable v, x, r_rand, sign : real;
variable S_VECTOR : TYPE_VECTOR_ARRAY;
constant BITS_PER_LEVEL : integer := 8; -- e.g. 8 gives "11111111 00000000
-- (repeat)" in final stage, CA_Bits()
variable aa : AMP;
begin
------------------------ Choose ONE Amp_xxx
----------------------aa := Amp_Pure;
-- No noise, pure signal
-aa := Amp_0dB;
-- S/N =
0 dB
-aa := Amp_neg2dB;
-- S/N = -2 dB
-aa := Amp_neg4dB;
-- S/N = -4 dB
-aa := Amp_neg6dB;
-- S/N = -6 dB
-aa := Amp_neg8dB;
-- S/N = -8 dB
-aa := Amp_neg10dB;
-- S/N = -10 dB
-aa := Amp_neg12dB;
-- S/N = -12 dB
-aa := Amp_neg15dB;
-- S/N = -15 dB
seed_1 := SigSeed_1;
seed_2 := SigSeed_2;

-- for UNIFORM()
-- for UNIFORM()

if SIG_N = 0 then
hit := 0;
bc := 0;
pd := 0;
sign := +1.0;
fft_points := 0;
end if;

-- Init key vars for Synthesis

-------------------------------------------------------- Loop, create next BLOCKSIZE (e.g. 8) 2-bit words
------------------------------------------------------for k in 0 to (BLOCKSIZE-1) loop
UNIFORM(seed_1, seed_2, r_rand);
x := TWO_PI * real(pd) * Cs;
-- next sin() index
pd := pd + 1;
-- pd = var PointsDone
v := aa.L1 * sign * sin(x + Phase_x) + aa.N * r_rand;
--------------------------------------- Convert to 2-bit rep for FFT input
-------------------------------------if v >= 0.5 then
S_VECTOR(k) := "11";
elsif v >= 0.0 then
S_VECTOR(k) := "10";
elsif v >= -0.5 then
S_VECTOR(k) := "01";
else
S_VECTOR(k) := "00";
end if;
INPUT(k) <= S_VECTOR(k);
-- Send to rest of system
fft_points := fft_points + 1;
if fft_points >= BITS_PER_LEVEL * NP then
sign := -sign;
fft_points := 0;
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end if;
end loop;
PointsDone <= pd;
-- Signal to Test Bench
bc := bc + 1;
-- Running BlockCount total
BlockCount <= bc;
-- Signal to other processes
SigSeed_1 <= seed_1;
-- Keep running value going
SigSeed_2 <= seed_2;
-- Keep running value going
hit := hit + 1;
-- Goes 0->31, repeat
if hit >= 32 then
-- Full 8x32=256-word block is ready
hit := 0;
-- Reset for next 256-word cycle
write(obuf, string'("REFRESH, S/N = "));
-- For log file
write(obuf, aa.title(0));
-- e.g. '-'
write(obuf, aa.title(1));
-- e.g. '1'
write(obuf, aa.title(2));
-- e.g. '5'
write(obuf, string'(" dB, BlockCount="));
write(obuf, bc);
-- Using var, not sig
write(obuf, string'(", PointsDone="));
write(obuf, pd);
-- Using var, not sig
writeline(JEF_LOG, obuf);
end if;
end process;
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C.3 CREATE_8_CA_CODE( ) Test Bench Process
------------------------------------------------------------------------------ Process : Create Next Block of 8 FFT Inputs, CA code
-- (For debugging CA detection, phase modulation)
-- NOTE: MAKE SURE stages.vhd->LOG_BIN_95 has bin=95
-- NOTE: MAKE SURE stages.vhd->CORR_SAT_7() (e.g.) matches Sat CA Code pattern
being generated.
-----------------------------------------------------------------------------CREATE_8_CA_CODE : process(SIG_N)
variable obuf : line;
variable seed_1, seed_2 : integer;
variable hit, bc, pd : integer;
variable v, x, r_rand : real;
variable S_VECTOR : TYPE_VECTOR_ARRAY;
variable aa : AMP;
--constant CA_pulses : integer := 4;
-- Exact # in CA_samps()
--type CA_ARRAY is array (0 to CA_pulses-1) of integer;
--constant CA_samps : CA_ARRAY := (60, 260, 32, 2499744);
-- Sum = 2,500,096
--constant CA_pulses : integer := 5;
--type CA_ARRAY is array (0 to CA_pulses-1) of integer;
--constant CA_samps : CA_ARRAY := (13, 17, 11, 19, 259);
-------------------------------------------- Real satellites start here; Pick ONE...
------------------------------------------constant CA_pulses : integer := 481;
type CA_ARRAY is array (0 to CA_pulses-1) of integer;
-- Actual, Sat 7
constant CA_samps : CA_ARRAY := (
-- Sum = 2,500,096
2444, 4888, 2444, 2443, 4888, 4888, 21994, 2444, 2443, 4888,
2444, 4887, 4888, 2444, 2443, 4888, 2444, 9775, 7331, 4888,
2444, 2444, 2443, 7332, 4887, 7332, 2444, 4887, 2444, 2444,
2443, 4888, 2444, 2444, 2443, 4888, 4888, 2443, 2444, 7332,
12219, 4887, 2444, 2444, 4887, 2444, 12219, 7331, 2444, 2444,
4888, 2443, 7332, 4887, 2444, 4888, 7331, 4888, 4887, 7332,
2443, 2444, 9775, 2444, 2444, 4888, 7331, 4888, 2443, 7332,
12219, 12219, 4887, 2444, 2444, 4887, 14663, 9775, 4888, 4888,
2443, 2444, 2444, 4887, 2444, 2444, 4888, 2443, 2444, 2444,
2444, 7331, 2444, 2444, 2444, 7331, 2444, 12219, 2444, 4887,
2444, 2444, 2443, 7332, 7331, 2444, 4888, 4887, 14663, 4888,
29325, 17107, 4887, 7332, 7331, 2444, 2444, 2443, 4888, 2444,
4887, 2444, 2444, 2444, 12219, 7331, 4888, 4887, 2444, 4888,
2443, 2444, 7332, 7331, 7331, 4888, 4887, 21995, 2443, 2444,
2444, 12219, 2444, 2444, 12218, 4888, 2444, 2444, 4887, 2444,
4888, 12219, 2443, 4888, 2444, 12219, 12219, 9775, 4887, 7332,
2444, 7331, 2444, 9775, 9775, 7331, 2444, 2444, 2444, 2444,
2443, 2444, 14663, 4888, 14662, 9776, 12218, 4888, 2444, 4887,
2444, 2444, 2444, 7331, 2444, 2444, 4887, 4888, 4888, 4887,
2444, 9775, 2444, 9775, 4888, 4887, 4888, 7331, 2444, 2444,
2444, 2443, 2444, 2444, 9775, 7331, 2444, 2444, 12219, 14663,
4887, 4888, 4888, 21994, 2443, 4888, 2444, 2444, 2443, 17107,
14663, 2444, 2443, 7332, 2444, 2443, 7332, 7331, 4888, 4887,
2444, 2444, 2444, 12219, 2443, 2444, 7332, 4887, 7331, 7332,
9775, 2444, 2444, 9775, 2444, 9775, 4887, 4888, 2444, 2444,
2443, 4888, 4887, 2444, 4888, 4887, 2444, 7332, 2443, 2444,
2444, 2444, 7331, 2444, 2444, 2444, 2443, 2444, 2444, 2444,
9775, 4887, 2444, 7332, 9775, 2444, 2443, 2444, 7332, 4887,
2444, 9775, 7332, 2443, 4888, 9775, 2444, 4887, 4888, 2444,
7331, 2444, 2444, 2444, 24437, 2444, 2444, 4888, 2443, 2444,
2444, 2444, 2444, 4887, 2444, 4888, 4887, 7332, 4887, 2444,
2444, 2444, 4887, 2444, 2444, 2443, 4888, 7331, 9776, 4887,
2444, 2444, 2444, 7331, 2444, 2444, 2443, 4888, 2444, 7331,
9775, 12219, 2444, 2444, 7331, 4888, 4887, 2444, 4888, 2444,
2443, 4888, 2444, 7331, 7331, 2444, 2444, 2444, 4887, 4888,
2444, 24438, 19550, 7331, 12219, 7332, 2444, 9775, 2444, 4887,
4888, 2444, 2443, 9775, 4888, 12219, 4888, 9775, 9775, 7331,
4888, 2444, 4887, 2444, 4888, 4887, 7332, 4887, 4888, 7331,
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2444, 2444, 4887, 17107, 2444, 2443, 7332, 2444, 7331, 4888,
12219, 2443, 2444, 4888, 4887, 7332, 4887, 2444, 17107, 4887,
4888, 2444, 2443, 2444, 14663, 2444, 2444, 2443, 4888, 4888,
4887, 2444, 9775, 4888, 4887, 4888, 12219, 2444, 7331, 2444,
2444, 2443, 2444, 4888, 2444, 2443, 2444, 2444, 2444, 2443,
4888, 2444, 12219, 4887, 2444, 7332, 2443, 2444, 9775, 4888,
4887, 9776, 2443, 2444, 14663, 2444, 4887, 7332, 2444, 2443,
2444, 2444, 7331, 4888, 19550, 2444, 7331, 4888, 2444, 9775,
4888, 2443, 2444, 2444, 2444, 4887, 7332, 2443, 4888, 2444,
4887, 7332, 2444, 9775, 4887, 4888, 4888, 4887, 2444, 4887,
96);
--constant CA_pulses : integer := 513;
--type CA_ARRAY is array (0 to CA_pulses-1) of integer;
-- Actual, Sat 20
--constant CA_samps : CA_ARRAY := (
-- Sum = 2,500,096
-9776, 4887, 4888, 2444, 2443, 4888, 21994, 4888, 2444, 2443,
-2444, 2444, 4887, 2444, 4888, 2444, 7331, 14663, 2444, 4887,
-2444, 2444, 2444, 4887, 4888, 7331, 2444, 2444, 4887, 2444,
-4888, 2443, 7332, 2444, 2443, 4888, 2444, 4887, 4888, 2444,
-4887, 2444, 12219, 4888, 2443, 2444, 12219, 7332, 2443, 2444,
-2444, 4888, 2443, 4888, 2444, 12219, 2443, 2444, 2444, 2444,
-7331, 2444, 2444, 2444, 24438, 7331, 7331, 2444, 4888, 2443,
-9776, 9775, 2444, 2443, 2444, 9775, 2444, 19551, 2443, 4888,
-2444, 2443, 4888, 2444, 14663, 7331, 7331, 2444, 2444, 2444,
-7331, 2444, 2444, 4887, 2444, 4888, 2443, 4888, 2444, 4887,
-2444, 2444, 2444, 2444, 7331, 9775, 2444, 2444, 2444, 2443,
-2444, 2444, 9775, 7331, 2444, 19551, 2443, 2444, 4888, 2444,
-2443, 7332, 4887, 2444, 2444, 2444, 9775, 4887, 12219, 4888,
-2444, 2444, 2443, 2444, 2444, 2444, 4887, 2444, 7332, 4887,
-2444, 2444, 7331, 2444, 7331, 7332, 7331, 2444, 17106, 2444,
-4888, 9775, 7331, 4888, 2444, 4887, 2444, 2444, 2444, 4887,
-2444, 2444, 4887, 2444, 9775, 4888, 2444, 4887, 4888, 2444,
-4887, 4888, 2444, 4887, 7332, 2443, 2444, 4888, 4887, 2444,
-4888, 4887, 2444, 2444, 2444, 2443, 12219, 2444, 4888, 2444,
-4887, 2444, 2444, 7331, 4888, 7331, 7332, 2443, 2444, 2444,
-4887, 2444, 2444, 2444, 2444, 2443, 2444, 2444, 4888, 2443,
-14663, 2444, 7331, 14663, 2444, 2444, 2443, 4888, 4888, 2443,
-7332, 2444, 2443, 2444, 4888, 4887, 4888, 4888, 2443, 2444,
-2444, 12219, 2444, 4887, 7332, 2443, 7332, 7331, 7332, 4887,
-2444, 2444, 4887, 2444, 2444, 4887, 9776, 14662, 2444, 7332,
-9775, 2444, 2443, 21994, 4888, 2444, 7331, 2444, 2444, 9775,
-4888, 2443, 2444, 2444, 4888, 7331, 4887, 4888, 2444, 9775,
-2444, 2444, 2443, 2444, 4888, 17106, 12219, 2444, 2444, 2444,
-2443, 4888, 9775, 4888, 7331, 2444, 7331, 14663, 2444, 2444,
-2444, 4887, 2444, 7331, 2444, 2444, 2444, 4887, 2444, 4888,
-2443, 4888, 2444, 2444, 4887, 7332, 2443, 2444, 4888, 2444,
-4887, 7331, 12219, 2444, 2444, 2444, 2444, 7331, 2444, 2444,
-4887, 7332, 2443, 4888, 2444, 2443, 2444, 4888, 2444, 12219,
-2443, 2444, 2444, 7331, 9776, 7331, 4888, 2443, 2444, 2444,
-4887, 4888, 2444, 14663, 4887, 4888, 2444, 7331, 4888, 2443,
-7332, 4887, 9775, 4888, 4888, 2443, 2444, 2444, 7331, 2444,
-2444, 21994, 4888, 2443, 4888, 9775, 19551, 4887, 2444, 19550,
-2444, 12219, 7331, 4888, 4888, 4887, 9775, 4888, 7331, 7332,
-2444, 4887, 2444, 2444, 7331, 7331, 4888, 4888, 2443, 2444,
-2444, 4888, 2443, 2444, 7332, 4887, 2444, 2444, 4887, 4888,
-4887, 2444, 2444, 4888, 2443, 7332, 2444, 9775, 4887, 2444,
-4888, 2444, 2443, 4888, 4887, 2444, 7332, 7331, 2444, 12219,
-4887, 4888, 14663, 2444, 2443, 4888, 2444, 2443, 7332, 2444,
-4887, 2444, 4888, 4887, 4888, 2444, 4887, 7332, 2443, 7332,
-2444, 4887, 2444, 4887, 2444, 9775, 2444, 2444, 4888, 4887,
-2444, 2444, 7331, 4888, 2444, 2443, 2444, 2444, 2444, 14662,
-17107, 4888, 4887, 4888, 9775, 2444, 2444, 2443, 4888, 4887,
-4888, 2444, 7331, 7332, 7331, 9775, 12219, 2444, 2444, 2444,
-2443, 2444, 7331, 2444, 4888, 4887, 2444, 2444, 2444, 2444,
-4887, 4888, 4887, 4888, 2444, 4887, 4888, 2444, 2444, 2443,
-7332, 2443, 14663, 2444, 7331, 2444, 2444, 4888, 2443, 12219,
-2444, 7331, 96);
--constant CA_pulses : integer := 481;
--type CA_ARRAY is array (0 to CA_pulses-1) of integer;
-- Actual, Sat24
--constant CA_samps : CA_ARRAY := (
-- Sum = 2,500,096
-9776, 7331, 4888, 2443, 2444, 9775, 2444, 17107, 4887, 2444,
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-------------------------------------------------

2444, 7331, 4888, 4887, 4888, 4888, 9775, 2444, 4887, 7332,
9775, 4887, 2444, 2444, 2444, 2443, 12219, 2444, 17107, 7331,
4888, 7331, 2444, 2444, 2444, 2443, 4888, 2444, 2443, 2444,
2444, 4888, 4887, 2444, 9775, 2444, 2444, 9775, 4888, 2443,
7332, 4887, 14663, 7331, 4888, 4888, 2443, 7332, 2444, 4887,
2444, 2444, 4887, 2444, 7331, 4888, 2444, 2444, 2443, 2444,
4888, 7331, 2444, 2444, 2444, 4887, 2444, 9775, 2444, 2444,
2444, 2443, 4888, 4887, 2444, 2444, 9775, 7332, 2443, 12219,
2444, 2444, 2444, 2444, 4887, 2444, 2444, 7331, 4888, 7331,
4888, 2443, 2444, 12219, 9775, 2444, 4888, 7331, 4888, 4887,
4888, 2444, 4887, 2444, 12219, 9775, 2444, 2444, 7331, 7332,
2443, 2444, 2444, 2444, 4887, 7332, 2443, 12219, 4888, 2444,
4887, 17107, 7331, 14663, 4888, 2443, 4888, 4888, 9775, 9775,
2444, 2444, 7331, 4888, 4887, 4888, 4887, 4888, 4887, 7332,
7331, 9775, 7332, 2444, 2443, 4888, 9775, 4888, 12219, 2443,
2444, 7332, 9775, 14663, 4887, 4888, 2443, 4888, 4888, 7331,
2444, 2444, 2443, 2444, 2444, 2444, 2444, 2443, 2444, 2444,
2444, 4887, 7332, 7331, 2444, 9775, 2444, 2444, 2443, 2444,
4888, 4887, 2444, 2444, 4888, 2443, 4888, 2444, 2444, 2443,
2444, 4888, 2443, 4888, 2444, 2444, 9775, 7331, 4888, 7331,
4888, 2444, 4887, 7332, 9775, 2443, 2444, 2444, 2444, 2444,
4887, 12219, 2444, 2444, 14663, 2443, 2444, 19550, 2444, 2444,
7331, 4888, 2444, 7331, 2444, 4888, 2443, 2444, 2444, 7331,
4888, 7331, 2444, 4888, 2443, 7332, 7331, 2444, 2444, 2444,
2443, 7332, 12219, 4887, 2444, 2444, 17106, 4888, 4888, 4887,
2444, 4888, 2443, 4888, 4888, 2443, 31770, 12219, 7331, 7331,
4888, 4888, 4887, 17107, 4887, 4888, 2444, 4887, 4888, 2444,
7331, 2444, 4887, 2444, 4888, 9775, 2444, 4887, 4888, 7331,
4888, 4887, 19551, 7331, 4888, 7331, 2444, 7331, 4888, 9775,
17107, 4887, 2444, 2444, 7331, 2444, 7331, 2444, 9775, 2444,
4888, 7331, 4888, 4887, 12219, 2444, 2444, 2444, 2443, 4888,
2444, 4887, 4888, 9775, 7331, 4888, 2444, 12219, 2444, 2443,
2444, 4888, 4887, 4888, 4887, 4888, 4888, 2443, 2444, 2444,
2444, 4887, 14663, 9775, 7332, 2444, 2443, 2444, 4888, 4887,
2444, 2444, 2444, 7331, 9775, 2444, 2444, 2444, 2443, 4888,
7331, 4888, 2444, 2444, 2443, 2444, 4888, 2443, 9776, 2443,
4888, 2444, 4887, 9776, 2443, 4888, 4888, 2443, 2444, 4888,
7331, 2444, 4887, 2444, 2444, 7331, 2444, 14663, 7331, 7332,
7331, 4888, 4887, 4888, 4887, 7332, 4887, 4888, 4888, 2443,
4888, 7331, 14663, 2444, 7331, 7332, 2443, 2444, 2444, 2444,
2444, 2443, 2444, 7332, 7331, 2444, 2444, 7331, 9775, 4888,
9775, 9775, 2444, 4887, 4888, 2444, 4887, 9776, 7331, 7331,
4888, 2444, 2443, 7332, 2444, 2443, 4888, 2444, 2444, 9775,
4887, 2444, 17107, 2443, 9776, 2443, 2444, 7332, 4887, 12219,
2444, 2444, 12219, 4887, 7332, 2443, 2444, 2444, 9775, 9775,
9776, 2443, 2444, 4888, 4887, 12219, 12219, 4888, 2444, 2443,
4888, 4888, 4887, 7332, 2443, 4888, 2444, 2444, 2443, 9775,
96);

constant Fs : real := 2.5e9;
-- Sample Freq in Hz
constant F_L1 : real := 1.57542e9;
-- L1 Freq in Hz
constant F_Doppler : real := 0.0;
-- In Hz, e.g. -1433, +5000, etc.
constant Cs : real := (F_L1 + F_Doppler) / Fs; -- Fo/Fs for sine index
constant Deci_rate : integer := 256;
-- e.g. ca(1:256:2500096)
variable pulse : integer;
-- Index through CA code array
variable samp, sampsSoFar : integer;
variable sign : real;
variable deci_w
: integer;
variable deci_samp : integer;
-- 0 <= this < Deci_rate
begin
------------------------ Choose ONE Amp_xxx
----------------------aa := Amp_Pure;
-- No noise, pure signal
-aa := Amp_0dB;
-- S/N =
0 dB
-aa := Amp_neg2dB;
-- S/N = -2 dB
-aa := Amp_neg4dB;
-- S/N = -4 dB
-aa := Amp_neg6dB;
-- S/N = -6 dB
-aa := Amp_neg8dB;
-- S/N = -8 dB
-aa := Amp_neg10dB;
-- S/N = -10 dB
-aa := Amp_neg12dB;
-- S/N = -12 dB
-aa := Amp_neg15dB;
-- S/N = -15 dB
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------

aa
aa
aa
aa
aa

:=
:=
:=
:=
:=

Amp_neg20dB;
Amp_neg22dB;
Amp_neg25dB;
Amp_neg30dB;
Amp_neg35dB;

------

seed_1 := SigSeed_1;
seed_2 := SigSeed_2;
if SIG_N = 0 then
hit := 0;
bc := 0;
pd := 0;
pulse := 0;
samp := 0;
sampsSoFar := 0;
sign := 1.0;
deci_w := 1;
deci_samp := 0;
end if;

--

S/N
S/N
S/N
S/N
S/N

=
=
=
=
=

-20
-22
-25
-30
-35

dB
dB
dB
dB
dB

-- for UNIFORM()
-- for UNIFORM()
-- Initialize key vars for Synthesis

-- First pulse starts at 1

-------------------------------------------------------- Loop, create next BLOCKSIZE (e.g. 8) 2-bit words
------------------------------------------------------for k in 0 to (BLOCKSIZE-1) loop
UNIFORM(seed_1, seed_2, r_rand);
x := TWO_PI * real(pd) * Cs;
-- next sin() index
pd := pd + 1;
-- var for PointsDone
sign := 1.0;
-- if want continuous sine
v := aa.L1 * sign * sin(x) + aa.N * r_rand;
-- Signal + Noise
--------------------------------------- Convert to 2-bit rep for FFT input
-------------------------------------if v >= 0.5 then
S_VECTOR(k) := "11";
elsif v >= 0.0 then
S_VECTOR(k) := "10";
elsif v >= -0.5 then
S_VECTOR(k) := "01";
else
S_VECTOR(k) := "00";
end if;
INPUT(k) <= S_VECTOR(k);
-- Send to rest of system
-------------------------------- New for CA code generation
------------------------------deci_samp := deci_samp + 1;
if deci_samp >= Deci_rate then
-- decimation point
deci_samp := 0;
deci_w := deci_w + 1;
end if;
samp := samp + 1;
sampsSoFar := sampsSoFar + 1;
if samp >= CA_samps(pulse) then
-- Finished present pulse
write(obuf, string'("Finished
pulse="));
write(obuf, pulse);
write(obuf, string'(", samps="));
write(obuf, samp);
write(obuf, string'(", soFar="));
write(obuf, sampsSoFar);
write(obuf, string'(", sign= "));
write(obuf, sign);
samp := 0;
-- Prep to start next CA pulse
sign := -sign;
-- Phase mod, sin() -> -sin()
pulse := pulse + 1;
-- CA pulse index (not samples)
if pulse >= CA_pulses then -- Already incremented
write(obuf, string'(", pulse wrapped->0"));
writeline(JEF_LOG, obuf);
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write(obuf, string'("pulse wrapped->0"));
writeline(JEF_LOG_DECI, obuf);
pulse := 0;
-- Wrapped to first pulse again
sampsSoFar := 0;
-- Reset for start over
sign := 1.0;
-- Reset for start over
deci_samp := 0;
-- Reset for start over
deci_w := 1;
-- To start NEXT 1st dec'd CA pw
else
writeline(JEF_LOG, obuf);
write(obuf, deci_w);
-- Prep to write dec'd pw
write(obuf, string'("
"));
write(obuf, sign);
writeline(JEF_LOG_DECI, obuf);
deci_w := 0;
-- To start NEXT dec'd CA pw (!1)
end if;
end if;
end loop;
PointsDone <= pd;
-- Signal to Test Bench
bc := bc + 1;
-- Running BlockCount total
BlockCount <= bc;
-- Signal to other processes
SigSeed_1 <= seed_1;
-- Keep running value going
SigSeed_2 <= seed_2;
-- Keep running value going
hit := hit + 1;
-- Goes 0->31, repeat
if hit >= 32 then
-- New 8x32=256-word block ready
hit := 0;
-- Reset for next 256-word cycle
write(obuf, string'("REFRESH, S/N = "));
-- For log file
write(obuf, aa.title(0));
-- e.g. '-'
write(obuf, aa.title(1));
-- e.g. '1'
write(obuf, aa.title(2));
-- e.g. '5'
write(obuf, string'(" dB, BlockCount="));
write(obuf, bc);
-- Using variable, not sig
write(obuf, string'(", PointsDone="));
write(obuf, pd);
-- Using variable, not sig
writeline(JEF_LOG, obuf);
end if;
end process;
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C.4 READ_8( ) Test Bench Process
------------------------------------------------------------------------------ Process : READ Next Block of 8 FFT Inputs
-- Reads from JEF_IN. Expects 1 char (0,1,2,3) per line, e.g. "../s3.txt".
----------------------------------------------------------------------------READ_8 : process(SIG_N)
variable ibuf, obuf : line;
variable S_VECTOR : TYPE_VECTOR_ARRAY;
variable hit, pd, bc, k : integer := 0;
variable good : boolean;
variable logged : boolean := FALSE;
variable c : character;
begin
------------------------------------------------------ Loop, create next BLOCKSIZE (e.g. 8) 2-bit words
----------------------------------------------------k := 0;
while k < BLOCKSIZE loop
-- e.g. BLOCKSIZE=8
if endfile(JEF_IN) then
if not logged then
logged := TRUE;
write(obuf, string'("*** WARNING: Input file
Read eof: PointsDone="));
write(obuf, pd);
writeline(JEF_LOG, obuf);
end if;
exit;
assert (false) report "*** WARNING: Input file Read
eof. QUITTING." severity FAILURE;
end if;
readline(JEF_IN, ibuf);
-- 1 char/text line.
-- Sets eof if finds
read(ibuf, c, good);
-- Transfer char to c
if good then
if c = '3' then
S_VECTOR(k) := "11";
elsif c = '2' then
S_VECTOR(k) := "10";
elsif c = '1' then
S_VECTOR(k) := "01";
else
S_VECTOR(k) := "00";
end if;
INPUT(k) <= S_VECTOR(k);
-- Send to rest of system
pd := pd + 1;
-- PointsDone
k := k + 1;
-- 0 <= k < 8 (BLOCKSIZE)
end if;
end loop;
PointsDone <= pd;
-- Signal to Test Bench
-- Is a running total
bc := bc + 1;
-- Running BlockCount
-- Sets of 8 per block
BlockCount <= bc;
-- Signal other TB procs
hit := hit + 1;
-- Goes 0->31, repeat
if hit >= 32 then
-- Complete 8x32=256-word
-- block is ready
hit := 0;
-- Reset for next 256 blk
write(obuf, string'("BlockCount="));
write(obuf, bc);
write(obuf, string'(", PointsDone="));
write(obuf, pd);
writeline(JEF_LOG, obuf);
end if;
end process;
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C.5 EDGE_DETECT_V3( ) STAGE 2 Process
--------------------------------------------------------------------------- Adjacent edges algorithm
-- Runs every COUNT_S2 click (9766 clicks / msec, continuously),
-- every 102.4 ns, uses each new Monobit FFT spectral bin 95
-------------------------------------------------------------------------EDGE_DETECT_V3 : process(COUNT_S2)
variable hilo : std_logic;
variable re, im, mm, edges : integer;
variable now_phase, prev_phase : integer;
variable tp, tn, dpn, hits_since_prev_switch, pw, pulses : integer;
constant bin : integer := 95;
constant PHASE_LO_LIMIT : integer := 116 - 30; -- # For atan_xy() tolerance
constant PHASE_HI_LIMIT : integer := 116 + 30; -- # For atan_xy() tolerance
-- pragma synthesis_off
variable hits : integer;
variable mbuf : line;
-- pragma synthesis_on
begin
if COUNT_S2 <= 0 then
-- Initialize for synthesization
prev_phase := 0;
hits_since_prev_switch := 0;
pulses := 0;
hilo := '1';
edges := 0;
-- pragma synthesis_off
hits := 0;
write(mbuf, string'(" PHASE_DEMOD_V3() INITIALIZE"));
-- pragma synthesis_on
end if;
re := conv_integer(XOUT_R(bin));
im := conv_integer(XOUT_I(bin));
mm := re*re + im*im;

-- 128x7
-- 128x7
-- Magnitude squared

now_phase := atan_xy(real(re), real(im));
tp
tn
if
if
if
if

:= prev_phase;
:= now_phase;
tp < 0 then tp := tp + 360; end if;
tn < 0 then tn := tn + 360; end if;
tp >= tn then dpn := tp - tn; else dpn := tn - tp; end if;
dpn >= 180 then dpn := 360 - dpn; end if;

-- pragma synthesis_off
write(mbuf, string'(" ("));
write(mbuf, re);
write(mbuf, string'(","));
write(mbuf, im);
write(mbuf, string'(")"));
write(mbuf, string'(" p="));
write(mbuf, prev_phase);
write(mbuf, string'(" n="));
write(mbuf, now_phase);
write(mbuf, string'(" dpn="));
write(mbuf, dpn);
-- pragma synthesis_on
hits_since_prev_switch := hits_since_prev_switch + 1;
if dpn < PHASE_LO_LIMIT or dpn > PHASE_HI_LIMIT then
if hits_since_prev_switch >= 2 then -- 0 or 1 for no edge
-- filtering, 2 elims 1st dbl
hilo := not hilo;
pw := hits_since_prev_switch;
-- Save before resetting
hits_since_prev_switch := 0;
-- 0 == "true switch"
pulses := pulses + 1;
end if;
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-- pragma synthesis_off
write(mbuf,
write(mbuf,
write(mbuf,
write(mbuf,
-- pragma synthesis_on

string'("
edges);
string'("
hits);

edges="));
hits="));

end if;
----------------------------------------------------------- Save hilo in continuous circular buffer, left-to-right
---------------------------------------------------------CA_9766(0 to 9765) <= CA_9766(1 to 9765) & hilo;
-- pragma synthesis_off
write(mbuf, string'(" hsps="));
write(mbuf, hits_since_prev_switch);
write(mbuf, string'("
"));
write(mbuf, hilo);
if hits_since_prev_switch = 0 then
write(mbuf, string'("
SWITCH, pw="));
write(mbuf, pw);
write(mbuf, string'(", pulses="));
write(mbuf, pulses);
end if;
writeline(JEF_LOG_BIN95, mbuf);
hits := hits + 1;
-- pragma synthesis_on
prev_phase := now_phase;
end process;

-- Save for next iteration
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C.6 CONDENSE_1023( ) STAGE 2 Process
------------------------------------------------------------------------------- Condense CA_Bits(9766) -> CA_1023 for 1023-bit correlation
-----------------------------------------------------------------------------CONDENSE_1023d : process(COUNT_S2)
begin
for i in 0 to (93-1) loop
for j in 0 to 8 loop
if CA_9766(i*105+0+j) /= CA_9766(i*105+1+j) or
CA_9766(i*105+1+j) /= CA_9766(i*105+2+j)
then ALLSATS_CA_1023(j)(i*11+0) <= '1';
else ALLSATS_CA_1023(j)(i*11+0) <= '0';
end if;
if CA_9766(i*105+9+j) /= CA_9766(i*105+9+1+j) or
CA_9766(i*105+9+1+j) /= CA_9766(i*105+9+2+j)
then ALLSATS_CA_1023(j)(i*11+1) <= '1';
else ALLSATS_CA_1023(j)(i*11+1) <= '0';
end if;
if CA_9766(i*105+19+j) /= CA_9766(i*105+19+1+j) or
CA_9766(i*105+19+1+j) /= CA_9766(i*105+19+2+j)
then ALLSATS_CA_1023(j)(i*11+2) <= '1';
else ALLSATS_CA_1023(j)(i*11+2) <= '0';
end if;
if CA_9766(i*105+28+j) /= CA_9766(i*105+28+1+j) or
CA_9766(i*105+28+1+j) /= CA_9766(i*105+28+2+j)
then ALLSATS_CA_1023(j)(i*11+3) <= '1';
else ALLSATS_CA_1023(j)(i*11+3) <= '0';
end if;
if CA_9766(i*105+38+j) /= CA_9766(i*105+38+1+j) or
CA_9766(i*105+38+1+j) /= CA_9766(i*105+38+2+j)
then ALLSATS_CA_1023(j)(i*11+4) <= '1';
else ALLSATS_CA_1023(j)(i*11+4) <= '0';
end if;
if CA_9766(i*105+47+j) /= CA_9766(i*105+47+1+j) or
CA_9766(i*105+47+1+j) /= CA_9766(i*105+47+2+j)
then ALLSATS_CA_1023(j)(i*11+5) <= '1';
else ALLSATS_CA_1023(j)(i*11+5) <= '0';
end if;
if CA_9766(i*105+57+j) /= CA_9766(i*105+57+1+j) or
CA_9766(i*105+57+1+j) /= CA_9766(i*105+57+2+j)
then ALLSATS_CA_1023(j)(i*11+6) <= '1';
else ALLSATS_CA_1023(j)(i*11+6) <= '0';
end if;
if CA_9766(i*105+66+j) /= CA_9766(i*105+66+1+j) or
CA_9766(i*105+66+1+j) /= CA_9766(i*105+66+2+j)
then ALLSATS_CA_1023(j)(i*11+7) <= '1';
else ALLSATS_CA_1023(j)(i*11+7) <= '0';
end if;
if CA_9766(i*105+76+j) /= CA_9766(i*105+76+1+j) or
CA_9766(i*105+76+1+j) /= CA_9766(i*105+76+2+j)
then ALLSATS_CA_1023(j)(i*11+8) <= '1';
else ALLSATS_CA_1023(j)(i*11+8) <= '0';
end if;
if CA_9766(i*105+85+j) /= CA_9766(i*105+85+1+j) or
CA_9766(i*105+85+1+j) /= CA_9766(i*105+85+2+j)
then ALLSATS_CA_1023(j)(i*11+9) <= '1';
else ALLSATS_CA_1023(j)(i*11+9) <= '0';
end if;
if CA_9766(i*105+95+j) /= CA_9766(i*105+95+1+j) or
CA_9766(i*105+95+1+j) /= CA_9766(i*105+95+2+j)
then ALLSATS_CA_1023(j)(i*11+10) <= '1';
else ALLSATS_CA_1023(j)(i*11+10) <= '0';
end if;
end loop;
end loop;
end process;

90

C.7 SUM_SAT7_1023( ) STAGE 2 Process
------------------------------------------------------------------------------- Binary Tree Adder to Sum XOR 1023-bit vector for Correlation Sum
-----------------------------------------------------------------------------SUM_SAT7_1023 : process(COUNT_S2)
constant levels : integer := 10;
-- Binary Tree Adder
subtype xval is std_logic_vector(levels downto 0);
-- Binary Tree Adder
type xlev is array (0 to 1023) of xval;
-- Binary Tree Adder
type xtype is array (0 to levels) of xlev;
-- Binary Tree Adder
variable x : xtype;
-- Binary Tree Adder
variable corr, sum : integer;
variable best_corr : integer := 0;
-- DG, (DebuG only)
-- pragma synthesis_off
variable ccnt, hits : integer := 0;
variable mbuf : line;
-- pragma synthesis_on
--DGconstant Tmp : TYPE_SLV_1023 :=
-- Used for testing adder
--DG
"10010000100000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000111111111100000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000010000000000000001000000000000100000000000000" &
--DG
"00010000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000100000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000010000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000000000000000000000000000000000000000" &
--DG
"00000000000000100000001";
begin

--DG

-------------------------------------------------------- For real binary 10-level adder, load initial level
------------------------------------------------------for i in 0 to (NCHIPS-1) loop
x(0)(i) := "0000000000" & ALLSATS_XOR_1023(SAT7_INDEX)(i);
x(0)(i) := "0000000000" & Tmp(i);
end loop;
x(0)(1023) := "00000000000";
-- ALLSATS_XOR_1023(n) is (0 to
-- 1022), Adder has 512 pairs =
-- 1024 = (0 to 1023)
------------------------------ The actual adder itself
----------------------------for j in levels downto 1 loop
for i in 0 to (2**(j-1))-1 loop
x(levels-j+1)(i)(levels-j+1 downto 0) :=
('0' & x(levels-j)(2*i)(levels-j downto 0)) +
('0' & x(levels-j)(2*i+1)(levels-j downto 0));
end loop;
end loop;
sum := conv_integer(x(levels)(0));
if sum > best_corr then
best_corr := sum;
end if;

-- DEBUG only
-- DEBUG only
-- DEBUG only

-- pragma synthesis_off
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write(mbuf, string'(" SUM.hits="));
write(mbuf, hits);
write(mbuf, string'(", sum="));
write(mbuf, sum);
write(mbuf, string'(", best_corr="));
write(mbuf, best_corr);
writeline(JEF_LOG_BIN95, mbuf);
hits := hits + 1;
-- pragma synthesis_on
end process;

92

C.8 Future EDGE_DETECT / CONDENSE / CORRELATE Process
-------------------------------------------------------------------------------- Experimental future 9-on-the-fly algorithm, multi-satellite.
-- Includes Phase Demod, 9766->1023 Condenser, 1023-bit correlate.
-- Prototype, needs better system sample rate Fs to correlate well
-- (hindered by the 9766->1023 = 9.5464 multiple issue).
-- Would ultimately be broken up into individual VHDL processes.
-- Runs every COUNT_S2 click (9766 clicks / msec, continuously),
-- every 102.4 ns, uses each new Monobit FFT spectral bin 95
------------------------------------------------------------------------------EDGE_DETECT_V9x : process(COUNT_S2)
type TYPE_CA_9766_ARRAY is array (0 to 9-1) of std_logic_vector(0 to 9766-1);
variable CA_9766b : TYPE_CA_9766_ARRAY;
variable ci, corr : integer;
type PHASEREC is record
hilo : std_logic;
phase, best_corr : integer;
end record;
type PHASEREC_ARRAY is array (0 to 9-1) of PHASEREC;
variable PhaseSlots : PHASEREC_ARRAY;
variable ALLSATS_CA_1023b, ALLSATS_XOR_1023b : TYPE_ALLSATS_CA_1023;
variable tlev, tlev9, edge : std_logic;
variable re, im, mm : integer;
variable tp, tn, dpn : integer;
variable now_phase : integer;
constant bin : integer := 95;
constant PHASE_LO_LIMIT : integer := 140 - 40; -- #degrees for atan_xy() tol
constant PHASE_HI_LIMIT : integer := 140 + 40; -- #degrees for atan_xy() tol
-- pragma synthesis_off
variable hv : std_logic;
variable hc, hw, ccnt, hits : integer;
variable mbuf : line;
-- pragma synthesis_on
begin
if COUNT_S2 <= 0 then
-- Initialize for synthesization
ci := 0;
for i in 0 to (9-1) loop
PhaseSlots(i).hilo := '0';
PhaseSlots(i).best_corr := 0;
end loop;
-- pragma synthesis_off
hits := 0;
write(mbuf, string'(" PHASE_DEMOD_V9x() INITIALIZE"));
writeline(JEF_LOG_BIN95, mbuf);
-- pragma synthesis_on
end if;
re := conv_integer(XOUT_R(bin));
im := conv_integer(XOUT_I(bin));
mm := re*re + im*im;

-- 128x7
-- 128x7
-- Magnitude squared

now_phase := atan_xy(real(re), real(im));
tp
tn
if
if
if
if

:= PhaseSlots(0).phase;
:= now_phase;
tp < 0 then tp := tp + 360; end if;
tn < 0 then tn := tn + 360; end if;
tp >= tn then dpn := tp - tn; else dpn := tn - tp; end if;
dpn >= 180 then dpn := 360 - dpn; end if;

-- pragma synthesis_off
write(mbuf, string'(" 9x.dpn="));
write(mbuf, dpn);
writeline(JEF_LOG_BIN95, mbuf);
-- pragma synthesis_on
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----------------------------------------------- Update ci index, and see if found an edge
---------------------------------------------if ci >= -1 and ci <= (9-1-1) then ci := ci + 1; else ci := 0; end if;
if PHASE_LO_LIMIT < dpn and dpn < PHASE_HI_LIMIT then
PhaseSlots(ci).hilo := not PhaseSlots(ci).hilo;
-- pragma synthesis_off
write(mbuf, string'(" 9x.edge.ci="));
write(mbuf, ci);
write(mbuf, string'(" -> "));
write(mbuf, PhaseSlots(ci).hilo);
writeline(JEF_LOG_BIN95, mbuf);
-- pragma synthesis_on
end if;
-------------------------------------------- Slide most recent Phase values down by 1
------------------------------------------for i in 0 to (9-1-1) loop
PhaseSlots(i).phase := PhaseSlots(i+1).phase;
end loop;
PhaseSlots(9-1).phase := now_phase;
----------------------------------------------------------- Save hilo in continuous circular buffer, left-to-right
---------------------------------------------------------for i in 0 to (9-1) loop
CA_9766b(i)(0 to 9765) := CA_9766b(i)(1 to 9765) &
PhaseSlots(i).hilo;
end loop;
----------------------------------------------------------- Condense
---------------------------------------------------------for i in 0 to (9-1) loop
tlev := CA_9766b(i)(0);
ALLSATS_CA_1023b(i)(0) := '1';
for j in 1 to (1023-1) loop
tlev9 := CA_9766b(i)(j*9+0);
if tlev9 = tlev then edge := '0'; else edge := '1'; end if;
ALLSATS_CA_1023b(i)(j) := edge;
tlev := tlev9;
end loop;
end loop;
----------------------------------------------------------- Correlate XOR
---------------------------------------------------------for i in 0 to (9-1) loop
ALLSATS_XOR_1023b(i) := not (ALLSATS_CA_1023b(i) xor
Sat7_1023_Exact);
end loop;
----------------------------------------------------------- Correlate SUM
---------------------------------------------------------for i in 0 to (9-1) loop
corr := 0;
for j in 0 to (1023-1) loop
-- 1023-bit XOR sum loop
if ALLSATS_XOR_1023b(i)(j) = '1' then
corr := corr + 1;
-- Needs to become Adder process
end if;
end loop;
if corr > PhaseSlots(i).best_corr then
PhaseSlots(i).best_corr := corr;
end if;
end loop;
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-------------------------------------- Ongoing Correlator Diagnostics...
-------------------------------------- pragma synthesis_off
write(mbuf, string'(" 9x.best_corr[]="));
for i in 0 to (9-1) loop
write(mbuf, PhaseSlots(i).best_corr);
write(mbuf, string'(", "));
end loop;
writeline(JEF_LOG_BIN95, mbuf);
-- pragma synthesis_on
-------------------------------------- One-time Condenser Diagnostics...
-------------------------------------- pragma synthesis_off
if hits = (9766) then
for i in 0 to (9-1) loop
write(mbuf, string'(" 9x.CA_1023b("));
write(mbuf, i);
write(mbuf, string'(")="));
for j in 1 to (1023-1) loop
write(mbuf, ALLSATS_CA_1023b(i)(j));
end loop;
writeline(JEF_LOG_BIN95, mbuf);
end loop;
end if;
-- pragma synthesis_on
-------------------------------------------- One-time Phase Detector Diagnostics...
-------------------------------------------- pragma synthesis_off
hits := hits + 1;
if hits = (9766) then
for i in 0 to (9-1) loop
-- loop = (0 to 8)
write(mbuf, string'(" 9x.CA_9766b("));
write(mbuf, i);
write(mbuf, string'(")= "));
----------------- Pulse Widths
---------------hv := CA_9766b(i)(0);
hw := 1;
hc := 1;
for j in 1 to (9766-1) loop
if hv = CA_9766b(i)(j) then
hw := hw + 1;
else
write(mbuf, hw);
write(mbuf, string'(", "));
hw := 1;
hv := CA_9766b(i)(j);
hc := hc + 1;
end if;
end loop;
write(mbuf, hw);
-- last, straggler
write(mbuf, string'(" hc.pulses="));
-- tot pulse count
write(mbuf, hc);
writeline(JEF_LOG_BIN95, mbuf);
----------------------------- The 9766 bits themselves
---------------------------ccnt := 0;
for j in 0 to (9766-1) loop
write(mbuf, CA_9766b(i)(j));
ccnt := ccnt + 1;
if ccnt >= 64 then
ccnt := 0;
writeline(JEF_LOG_BIN95, mbuf);
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end if;
end loop;
writeline(JEF_LOG_BIN95, mbuf);
end loop;
end if;
-- pragma synthesis_on
end process;
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